EEWORLDEEWORLDEEWORLD

Part Number

Search

B32612A6224J011

Description
Film Capacitor, Polypropylene, 630V, 5% +Tol, 5% -Tol, 0.22uF, Through Hole Mount, RADIAL LEADED, LEAD FREE
CategoryPassive components    capacitor   
File Size813KB,24 Pages
ManufacturerTDK Corporation
Websitehttp://www.tdk.com
Environmental Compliance
Download Datasheet Parametric View All

B32612A6224J011 Overview

Film Capacitor, Polypropylene, 630V, 5% +Tol, 5% -Tol, 0.22uF, Through Hole Mount, RADIAL LEADED, LEAD FREE

B32612A6224J011 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid2026491979
package instruction,
Reach Compliance Codecompliant
capacitance0.22 µF
Capacitor typeFILM CAPACITOR
dielectric materialsPOLYPROPYLENE
JESD-609 codee3
Installation featuresTHROUGH HOLE MOUNT
negative tolerance5%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingBULK
positive tolerance5%
Rated (AC) voltage (URac)250 V
Rated (DC) voltage (URdc)630 V
surface mountNO
Terminal surfaceMatte Tin (Sn)
Terminal shapeWIRE
Film Capacitors
Metallized Polypropylene Film Capacitors (MKP)
Series/Type:
Date:
B32612 ... B32614
August 2004
© EPCOS AG 2004. Reproduction, publication and dissemination of this data sheet, enclosures hereto and the
information contained therein without EPCOS' prior express consent is prohibited.
Purchase orders are subject to the General Conditions for the Supply of Products and Services of the Electrical
and Electronics Industry recommended by the ZVEI (German Electrical and Electronic Manufacturers' Associ-
ation), unless otherwise agreed.
[Project Source Code] Reasons and methods for turning off the IP built-in driver in the NIOS development environment
This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...
小梅哥 FPGA/CPLD
My VS2005 SDK is gone!!!
I recently installed the mobile 6.0 sdk on my laptop, and then I encountered the following problem when I opened the original project: a dialog box with "[b]Incorrect parameters[/b]" appeared, and the...
Prenow Embedded System
Introduction to Plug and Play and Power Management
Introduction to Plug and Play and Power Management This chapter describes the main concepts related to writing drivers that support Plug and Play and power management. This information is organized as...
zbz0529 Power technology
Why use CPLD in DSP system?
1)Power supply: TPS73HD3xx, TPS7333, TPS56100, PT64xx... 2)Flash: AM29F400, AM29LV400... 3)SRAM: CY7C1021, CY7C1009, CY7C1049... 4)FIFO: CY7C425, CY7C42x5... 5)Dual port: CY7C136, CY7C133, CY7C1342......
Aguilera DSP and ARM Processors
University students
#include...
yikui211 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1836  2179  1963  996  636  37  44  40  21  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号