EEWORLDEEWORLDEEWORLD

Part Number

Search

749DX826X0020D2P

Description
CAPACITOR, TANTALUM, SOLID, 20 V, 82 uF, THROUGH HOLE MOUNT, AXIAL LEADED
CategoryPassive components    capacitor   
File Size169KB,19 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

749DX826X0020D2P Overview

CAPACITOR, TANTALUM, SOLID, 20 V, 82 uF, THROUGH HOLE MOUNT, AXIAL LEADED

749DX826X0020D2P Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Objectid1744224878
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance82 µF
Capacitor typeTANTALUM CAPACITOR
dielectric materialsTANTALUM (DRY/SOLID)
JESD-609 codee0
Installation featuresTHROUGH HOLE MOUNT
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeTUBULAR PACKAGE
method of packingTR
positive tolerance20%
Rated (DC) voltage (URdc)20 V
surface mountNO
Terminal surfaceTin/Lead (Sn/Pb)
Terminal shapeWIRE
CTS1, CTS13, 749DX
www.vishay.com
Vishay Sprague
Solid-Electrolyte T
ANTALEX
™ Capacitors,
Hermetically Sealed, Axial-Lead, CECC Approved
FEATURES
• Terminations: tin / lead (SnPb),
100 % tin (RoHS-compliant)
Available
• Hermetically sealed metal case with plastic film
insulation
Available
• Extended capacitance range (type 749DX)
• High operational stability with both time and
temperature
Available
• Low leakage current
• Low dissipation factor
• Material categorization: for definitions of compliance
please see
www.vishay.com/doc?99912
Note
*
This datasheet provides information about parts that are
RoHS-compliant and / or parts that are non RoHS-compliant. For
example, parts with lead (Pb) terminations are not RoHS-compliant.
Please see the information / tables in this datasheet for details
PERFORMANCE CHARACTERISTICS
Operating Temperature:
-55 °C to +85 °C (types CTS13)
-55 °C to +125 °C (types CTS1, 749DX)
SPECIFICATIONS
CECC
30201-001
30201-002
30201-005
30201-029
BS
749DX 9073-N001
CTS1
CTS13
749DX
749DX
APPLICATIONS
Performance and reliability has been proven in a wide range
of applications such as: filtering, by-pass, coupling, energy
storage, timing circuits.
ORDERING INFORMATION
CTS13
TYPE
105
CAPACITANCE
X0
CAPACITANCE
TOLERANCE
X0 = ± 20 %
X9 = ± 10 %
X5 = ± 5 % *
* Special order
040
DC VOLTAGE RATING
AT +85 °C
Expressed in volts.
Where necessary,
zeros precede the
voltage rating to
complete the
3 digit block
6R3 = 6.3 V
A
CASE
CODE
See
Ratings
and
Case
Codes
table.
2
STYLE
NUMBER
0 = bare
case
2=
plastic-film
insulation
P
PACKAGING
E3
RoHS-
COMPLIANT
E3 = 100 % tin
termination
(RoHS-compliant)
Blank = SnPb
termination
Identifies the basic
capacitor design
CTS1 =
CECC 30201-002
CTS13 =
CECC 30201-005
749DX =
CECC 30201-001 /
CECC 30201-029
Expressed in
picofarads.
First two digits
are significant.
Third digit is the
number of
zeros following.
See Tape
and Reel
Packaging
DIMENSIONS
in inches [millimeters]
1.500 ± 0.250
[38.10 ± 6.35]
L
1
-
+
1.500 ± 0.250
[38.10 ± 6.35]
Positive lead
D
dia.
Solid tinned
nickel leads
J
max.
0.047 [1.19] max.
0.125 [3.18]
max.
CASE CODE
A
B
C
D
L
1
± 0.031 [0.79]
0.286 [7.26]
0.474 [12.04]
0.686 [17.42]
0.786 [19.96]
J max.
0.402 [10.2]
0.590 [15.0]
0.807 [20.5]
0.945 [24.0]
D max.
0.141 [3.6]
0.192 [4.9]
0.295 [7.5]
0.364 [9.1]
LEAD DIAMETER
+ 10 %, - 0.05
0.020 [0.5]
0.020 [0.5]
0.025 [0.6]
0.025 [0.6]
Revision: 16-Aug-2021
Document Number: 42073
1
For technical questions, contact:
tantalum@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
DE1-SoC development board usage————Help
I have been using the DE1-SoC development board for a while, but there are few learning materials, only CD-ROM. The routines on it have been run, but it is far from enough. There are no FPGA-To-HPS ro...
全部都是泡馍 FPGA/CPLD
[Xiao Meige SOPC Learning Notes] Set Eclipse to automatically save source code files before compiling (build)
[align=center][b][size=5] [/size][/b][/align] [align=center][b][size=5]Set Eclipse to automatically save source code files before compiling (build) [/size][/b][/align] [align=center][b][size=5] [/size...
芯航线跑堂 FPGA/CPLD
[TI DLP Creative Collection] + Energy switch and password security anti-theft
DLP technology is used to transmit energy, and the energy is exchanged in the form of photoelectric conversion or light to light. At the same time, it can include spectra of different frequencies whil...
hellokt43 TI Technology Forum
Does anyone know how to display four channels of video evenly on DM642?
Please help me answer this question....
一生有你123 DSP and ARM Processors
Notes on using operational amplifiers
Detailed explanation of the precautions for using operational amplifiers...
loveroast Analog electronics
How to multithread?
My version is v1.9.3, there is no _thread module...
sgz10010010 MicroPython Open Source section

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2527  685  1745  1403  917  51  14  36  29  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号