EEWORLDEEWORLDEEWORLD

Part Number

Search

71V35761SA166BGI

Description
sram 4M 3.3V I/O pbsrm fast X3
Categorysemiconductor    Other integrated circuit (IC)   
File Size326KB,21 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

71V35761SA166BGI Online Shopping

Suppliers Part Number Price MOQ In stock  
71V35761SA166BGI - - View Buy Now

71V35761SA166BGI Overview

sram 4M 3.3V I/O pbsrm fast X3

71V35761SA166BGI Parametric

Parameter NameAttribute value
ManufactureIDT (Integrated Device Technology)
Product CategorySRAM
RoHSN
Memory Size4 Mbi
Organizati128 k x 36
Package / CasePBGA-119
PackagingTray
Factory Pack Quantity84
128K x 36
IDT71V35761YS/S
3.3V Synchronous SRAMs
IDT71V35761YSA/SA
3.3V I/O, Pipelined Outputs
Burst Counter, Single Cycle Deselect
Features
128K x 36 memory configurations
Supports high system speed:
Commercial:
– 200MHz 3.1ns clock access time
Commercial and Industrial:
– 183MHz 3.3ns clock access time
– 166MHz 3.5ns clock access time
LBO
input selects interleaved or linear burst mode
Self-timed write cycle with global write control (GW), byte write
enable (BWE), and byte writes (BWx)
3.3V core power supply
Power down controlled by ZZ input
3.3V I/O
Optional - Boundary Scan JTAG Interface (IEEE 1149.1
compliant)
Packaged in a JEDEC Standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball
grid array
Description
The IDT71V35761 are high-speed SRAMs organized as
128K x 36. The IDT71V35761 SRAMs contain write, data, address and
control registers. Internal logic allows the SRAM to generate a self-timed
write based upon a decision which can be left until the end of the write cycle.
The burst mode feature offers the highest level of performance to the
system designer, as the IDT71V35761 can provide four cycles of data for
a single address presented to the SRAM. An internal burst address
counter accepts the first cycle address from the processor, initiating the
access sequence. The first cycle of output data will be pipelined for one
cycle before it is available on the next rising clock edge. If burst mode
operation is selected (ADV=LOW), the subsequent three cycles of output
data will be available to the user on the next three rising clock edges. The
order of these three addresses are defined by the internal burst counter
and the
LBO
input pin.
The IDT71V35761 SRAMs utilize IDT’s latest high-performance
CMOS process and are packaged in a JEDEC standard 14mm x 20mm
100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array
(BGA) and 165 fine pitch ball grid array.
Pin Description Summary
A
0
-A
17
CE
CS
0
,
CS
1
OE
GW
BWE
BW
1
,
BW
2
,
BW
3
,
BW
4
(1)
CLK
ADV
ADSC
ADSP
LBO
TMS
TDI
TCK
TDO
TRST
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enable
Chip Selects
Output Enable
Global Write Enable
Byte Write Enable
Individual Byte Write Selects
Clock
Burst Address Advance
Address Status (Cache Controller)
Address Status (Processor)
Linear / Interleaved Burst Order
Test Mode Select
Test Data Input
Test Clock
Test Data Output
JTAG Reset (Optional)
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Output
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Synchronous
Synchronous
DC
Synchronous
Synchronous
N/A
Synchronous
Asynchronous
Asynchronous
Synchronous
N/A
N/A
5301 tbl 01
1
©2010 Integrated Device Technology, Inc.
MAY 2010
DSC-5301/05
My C Exercise (4) - Rewrite 3
These days, when I was working and writing programs, the drawbacks caused by my lack of good habits were increasingly exposing fatal flaws. I even doubted whether I could write programs anymore. I did...
辛昕 Programming Basics
485 Communications
MAX3485 and MAX485 are both 485 communication chips, with operating voltages of 3.3V and 5V respectively. Can the two chips be used together, that is, the output pins A and B of the two chips are conn...
olive888 DIY/Open Source Hardware
Please help me find out what is wrong with this sql
SELECT id, content, recivetime, readtime, statflag FROM goodsmessage ORDER BY recivetime DESC LIMIT 2 When I execute this in wince 5.0, it always says there is an error near LIMIT 2. Can any expert he...
uuiikid Embedded System
About CreateControl
RECT rectClient; GetClientRect(&rectClient); CLSID clsid = { 0xca8a9780, 0x280d, 0x11cf, { 0xa2, 0x4d, 0x44, 0x45, 0x53, 0x54, 0x0, 0x0} }; if(!m_wndPdf.CreateControl(clsid, NULL, WS_VISIBLE, rectClie...
杨彪 Embedded System
Temperature and humidity collection issues
How can I display the collected data in the edit? The data transmission by spcomm control is usable, but I don't know how to convert the data and how to display it in the edit. Is it necessary to have...
chinacp Embedded System
Understand LCD1602 liquid crystal display module in 10 minutes
[font=微软雅黑][size=5]1. Introduction to LCD1602 Liquid Crystal Module[/size][/font][align=left][font=微软雅黑][size=3]What does LCD1602 mean? LCD stands for Liquid Crystal Display. 1602 means that 16 charac...
ppptalk 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2191  2567  1935  2070  2332  45  52  39  42  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号