70V18L20PFI8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> 70V18L20PFI8

70V18L20PFI8: DescriptionSram 64kx9 low-pwr 3.3V dual-port ram; Categorysemiconductor Other integrated circuit (IC); File Size157KB，18 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric Compare View All

70V18L20PFI8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	70V18L20PFI8	-	-	View	Buy Now

70V18L20PFI8 Overview

Sram 64kx9 low-pwr 3.3V dual-port ram

70V18L20PFI8 Parametric

Parameter Name	Attribute value
Manufacture	IDT (Integrated Device Technology)
Product Category	SRAM
RoHS	N
Package / Case	TQFP-100
Packaging	Reel
Factory Pack Quantity	750

Preview

Download Datasheet

View All

HIGH-SPEED 3.3V

64K x 9 DUAL-PORT

STATIC RAM

IDT70V18L

LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

Features

◆

True Dual-Ported memory cells which allow simultaneous

access of the same memory location

High-speed access

– Commercial: 15/20ns (max.)

– Industrial: 20ns (max.)

Low-power operation

– IDT70V18L

Active: 440mW (typ.)

Standby: 660µW (typ.)

Dual chip enables allow for depth expansion without

external logic

Busy and Interrupt Flags

On-chip port arbitration logic

◆

IDT70V18 easily expands data bus width to 18 bits or

more using the Master/Slave select when cascading more

than one device

M/S = V

for

BUSY

output flag on Master,

M/S = V

for

BUSY

input on Slave

Full on-chip hardware support of semaphore signaling

between ports

Fully asynchronous operation from either port

LVTTL-compatible, single 3.3V (±0.3V) power supply

Available in a 100-pin TQFP

Industrial temperature range (–40°C to +85°C) is available

for selected speeds

Green parts available, see ordering information

Functional Block Diagram

R/W

I/O

0-8L

I/O

Control

(1,2)

I/O

Control

I/O

0-8R

(1,2)

BUSY

15L

BUSY

64Kx9

MEMORY

ARRAY

70V18

Address

Decoder

Address

Decoder

15R

R/W

SEM

(2)

INT

ARBITRATION

INTERRUPT

SEMAPHORE

LOGIC

R/W

SEM

(2)

INT

4854 drw 01

(1)

M/S

NOTES:

BUSY

is an input as a Slave (M/S=V

) and an output when it is a Master (M/S=V

BUSY

and

INT

are non-tri-state totem-pole outputs (push-pull).

DECEMBER 2017

DSC-4854/7

70V18L20PFI8 Related Products

	70V18L20PFI8	70V18L15PF8	70V18L20PF	70V18L15PF
Description	Sram 64kx9 low-pwr 3.3V dual-port ram	Sram 64kx9 low-pwr 3.3V dual-port ram	Sram 64kx9 low-pwr 3.3V dual-port ram	Sram 64kx9 low-pwr 3.3V dual-port ram
Manufacture	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Product Category	SRAM	SRAM	SRAM	SRAM
RoHS	N	N	N	N
Package / Case	TQFP-100	TQFP-100	TQFP-100	TQFP-100
Packaging	Reel	Reel	Bulk	Bulk
Factory Pack Quantity	750	750	6	6

Recommended Resources

Temp-Flex TwinMax high temperature resistant, low loss twinaxial cable, did you know?

Pulse width discriminator circuit diagram

Infrared microscope circuit

Water tower automatic water supply control circuit

Color TV remote control 34

Single-phase motor auto-coupling main winding step-down speed regulating circuit

Summary of performance indicators of integrated operational amplifier IC: [size=4]1. Open-loop differential voltage gain Aod[/size] [size=4] [/size] [size=4]The open-loop differential voltage gain Aod refers to the no-load voltage gain of the integrated operational amplifie...; fish001 Analogue and Mixed Signal

Crystal capacitor problem: Will adding crystal oscillator capacitor to CC430 affect program operation?...; lmjvae Microcontroller MCU

Let's fight together, don't be afraid: [i=s]This post was last edited by strong161 on 2017-8-9 11:16[/i] Let's fight back together, don't be scared, I've always been lazy, I recently rented an apartment, and I found it's pretty good after ...; strong161 Talking

Intelligent hardware knowledge system: [align=left][font=Helvetica Neue]First, let me explain the terminology in [/font](2). [/font]Post-command, for example, if we want to copy an object (component), we must first select the object, then ...; jingcheng Analog electronics

[Xiao Meige SOPC Learning Notes] Add a watchdog timer to the NIOS II CPU and use it: [b][align=center][b][size=5]Add a watchdog timer to the NIOS II CPU and use [/size][/b][/align] [/b] [color=#000][size=15px]Configure the watchdog timer: [/size][/color] [color=#000][size=15px]1. Set ...; 芯航线跑堂 FPGA/CPLD

Cortex-M3 transplantation ucos-II: In the ported code, OSIntExit() is used in the clock SysTick_Handler to switch tasks; The code of OSIntExit() is: void OSIntExit (void) { #if OS_CRITICAL_METHOD == 3 /* Allocate storage for CPU status...; wantedlife ARM Technology

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components