EEWORLDEEWORLDEEWORLD

Part Number

Search

54202-G30-19

Description
headers & wire housings bergstik con .10 smt dbl row 30au
CategoryThe connector   
File Size195KB,3 Pages
ManufacturerFCI [First Components International]
Download Datasheet Parametric View All

54202-G30-19 Overview

headers & wire housings bergstik con .10 smt dbl row 30au

54202-G30-19 Parametric

Parameter NameAttribute value
ManufactureFCI
Product CategoryHeaders & Wire Housings
RoHSN
TypeUnshrouded
Pitch2.54 mm
Contact GendePin (Male)
Housing MaterialThermoplastic
Termination StyleSMD
Mounting Style-
Contact MaterialPhosphor Bronze
Current Rating3 A
Insulation Resistance5000 MOhms
Mating Post Length8.08 mm
Factory Pack Quantity50
Voltage Rating1.5 kV
PDS: Rev :X
STATUS:Released
Printed: May 22, 2013
What do you think of 5G Rashomon?
The Rashomon incident of 5G standards seems to be very lively these days. The cause of the incident was that Lenovo stood on Qualcomm's side in the 5G vote two years ago, and voted for Qualcomm instea...
ohahaha RF/Wirelessly
[EEWORLD University TI Classroom] Where can I download the LAB project used in the course?
As the title says, thank you...
xxd_9980 Microcontroller MCU
Problems with using profile to view instruction cycles in ccs3.3
Using the tms320c6713 chip, use profile in the ccs3.3 environment to observe the time consumed by the range where the code is located. This code converts 1000 16-bit signed integers to float type. The...
bianpang DSP and ARM Processors
IAP design documentation based on STM32
It feels good. I converted the original word version into pdf and shared it here. I feel that pdf is better for data. Various pdf readers can be used, but word cannot. Microsoft itself has several ver...
gaoyang9992006 stm32/stm8
Today's award-winning live broadcast: Microchip [Introduction to the new ATmega4809 series microcontroller]
It is said that today's live broadcast is the first live lecture by a Microchip expert. I remember that the forum moderator Ding Ding spends thousands of dollars every year to attend Microchip's offli...
EEWORLD社区 MCU
Design of Intelligent Full Digital Phase-Locked Loop
Abstract: The full digital phase-locked loop implemented in FPGA is very widely used. This paper improves the integrated digital phase-locked loop 74297, designs a phase-locked state detection circuit...
songbo FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1086  1704  1487  2726  2051  22  35  30  55  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号