530AA1356M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AA1356M00DGR

530AA1356M00DGR: DescriptionLVPECL Output Clock Oscillator, 1356MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA1356M00DGR Overview

LVPECL Output Clock Oscillator, 1356MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA1356M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1356 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Three-phase voltage transformer and commutation switch access circuit

One of the incandescent lamp dimming circuits using thyristors b

Application of L295 in four-phase stepper motor drive

music table lamp

Thyristor trigger circuit using programmable unijunction transistor

LPC1125 serial port 0 configures IO port as PIO3.4 (RXD) and PIO3.5 (TXD) and cannot receive data: LPC1125 serial port 0 configures IO ports PIO3.4 (TXD) and PIO3.5 (RXD) to send data, but cannot receive data. Switching to ports 1.6 and 1.7 allows normal transmission and reception. I don't know whe...; yufuming007 NXP MCU

What is the order of the four dots on the USB2.0 Type B package?: What is the order of the four dots on the USB2.0B package? Please teach me, I am a novice in drawing PCB boards and I know nothing about it~~~ In the last picture, the four dots...; 顾念深笙 PCB Design

Seniors, please come and save me. It's been more than a week.: I've been stuck for days. I hope you can help me. My program generates waveforms that are 90 degrees out of phase, but they are the same. What's going on? #include msp430x14x.h unsigned int flag1=0,fl...; t_shaojun126 Microcontroller MCU

Simple question about dual core and interrupt description table IDT: I seem to have read online that if it is a dual-core processor, each processor has an interrupt description table IDT. So I want to ask if the interrupt numbers of each processor are unified? That is ...; qihaijun Embedded System

u-boot reports an error when running under skyeye! ! ! !: SKYEYE:Error in mem_read_word, no bank found, NumInstrs 4182, mem_read_word addr = 4160 no bank SKYEYE:Error in mem_read_word, no bank found, NumInstrs 4183, mem_read_word addr = 4164 no bank SKYEYE:E...; edison0217 Embedded System

Ask for help from experts: Please help me find out what is the problem with this analog circuit: As shown in the figure, VCC=+5V; VDC=+29V, the microcontroller gives PE0 a pulse signal with a width of 1us to turn on TIP42, but after the signal is turned on, the signal at the end where TIP42 and d...; kevin626 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components