EEWORLDEEWORLDEEWORLD

Part Number

Search

ADP7158ARDZ-1.8-R7

Description
2 A, Ultralow Noise, High PSRR, Fixed Output, RF Linear Regulator
CategoryPower/power management    The power supply circuit   
File Size666KB,23 Pages
ManufacturerADI
Websitehttps://www.analog.com
Environmental Compliance
Download Datasheet Download user manual Parametric View All

ADP7158ARDZ-1.8-R7 Overview

2 A, Ultralow Noise, High PSRR, Fixed Output, RF Linear Regulator

ADP7158ARDZ-1.8-R7 Parametric

Parameter NameAttribute value
Brand NameAnalog Devices Inc
Is it lead-free?Contains lead
Is it Rohs certified?conform to
MakerADI
package instructionSOIC-8
Contacts8
Manufacturer packaging codeRD-8-1
Reach Compliance Codecompliant
Is SamacsysN
Maximum input voltage5.5 V
Minimum input voltage2.3 V
JESD-30 codeR-PDSO-G8
JESD-609 codee3
length4.9 mm
Humidity sensitivity level3
Number of functions1
Number of terminals8
Working temperatureTJ-Max125 °C
Working temperature TJ-Min-40 °C
Maximum output current 12 A
Maximum output voltage 11.827 V
Minimum output voltage 11.773 V
Nominal output voltage 11.8 V
Package body materialPLASTIC/EPOXY
encapsulated codeHSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, HEAT SINK/SLUG
Peak Reflow Temperature (Celsius)260
Regulator typeFIXED POSITIVE SINGLE OUTPUT STANDARD REGULATOR
Maximum seat height1.75 mm
surface mountYES
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.9 mm
Base Number Matches1

ADP7158ARDZ-1.8-R7 Preview

Data Sheet
FEATURES
Input voltage range: 2.3 V to 5.5 V
16 standard voltages between 1.2 V and 3.3 V available
Maximum load current: 2 A
Low noise
0.9 µV rms total integrated noise from 100 Hz to 100 kHz
1.6 µV rms total integrated noise from 10 Hz to 100 kHz
Noise spectral density: 1.7 nV/√Hz from 10 kHz to 1 MHz
Power supply rejection ratio (PSRR)
70 dB from 1 kHz to 100 kHz; 50 dB at 1 MHz, V
OUT
= 3.3 V,
V
IN
= 4.0 V
Dropout voltage: 200 mV typical at I
OUT
= 2 A, V
OUT
= 3.3 V
Initial accuracy: ±0.6% at I
LOAD
= 10 mA
Accuracy over line, load, and temperature: ±1.5%
Quiescent current: I
GND
= 4.0 mA at no load, 9.0 mA at 2 A
Low shutdown current: 0.2 μA
Stable with a 10 µF ceramic output capacitor
10-lead, 3 mm × 3 mm LFCSP and 8-lead SOIC packages
Precision enable
Supported by
ADIsimPower
tool
2 A, Ultralow Noise,
High PSRR, RF Linear Regulator
ADP7158
TYPICAL APPLICATION CIRCUIT
ADP7158
V
IN
= 3.8V
VIN
C
IN
10µF
ON
V
OUT
= 3.3V
VOUT
VOUT_SENSE
C
OUT
10µF
EN
OFF
REF
C
BYP
1µF
C
REG
1µF
BYP
REF_SENSE
VREG
12896-001
C
REF
1µF
GND (EPAD)
Figure 1.
Table 1. Related Devices
Model
ADP7159
ADP7156,
ADP7157
ADM7150,
ADM7151
ADM7154,
ADM7155
ADM7160
1
APPLICATIONS
Regulation to noise sensitive applications: phase-locked
loops (PLLs), voltage controlled oscillators (VCOs), and
PLLs with integrated VCOs
Communications and infrastructure
Backhaul and microwave links
Input
Voltage
2.3 V to 5.5 V
2.3 V to 5.5 V
4.5 V to 16 V
2.3 V to 5.5 V
2.2 V to 5.5 V
Output
Current
2A
1.2 A
800 mA
600 mA
200 mA
Fixed/
Adj
1
Adj
Fixed/
Adj
Fixed/
Adj
Fixed/
Adj
Fixed
GENERAL DESCRIPTION
The
ADP7158
is a linear regulator that operates from 2.3 V to
5.5 V and provides up to 2 A of output current. Using an advanced
proprietary architecture, it provides high power supply rejection
and ultralow noise, achieving excellent line and load transient
response with only a 10 µF ceramic output capacitor.
There are 16 standard output voltages for the
ADP7158.
The
following voltages are available from stock: 1.2 V, 1.8 V, 2.0 V,
2.5 V, 2.8 V, 3.0 V and 3.3 V. Additional voltages available by
special order are 1.3 V, 1.5 V, 1.6 V, 2.2 V, 2.6 V, 2.7 V, 2.9 V,
3.1V and 3.2 V.
The
ADP7158
regulator typical output noise is 0.9 μV rms
from 100 Hz to 100 kHz and 1.7 nV/√Hz for noise spectral
density from 10 kHz to 1 MHz. The
ADP7158
is available in a
10-lead, 3 mm × 3 mm LFCSP and 8-lead SOIC packages,
making it not only a very compact solution, but also providing
excellent thermal performance for applications requiring up to
2 A of output current in a small, low profile footprint.
Rev. B
Document Feedback
Package
10-lead LFCSP/
8-lead SOIC
10-lead LFCSP/
8-lead SOIC
8-lead LFCSP/
8-lead SOIC
8-lead LFCSP/
8-lead SOIC
6-lead LFCSP/
5-lead TSOT
Adj means adjustable.
1k
C
BYP
C
BYP
C
BYP
C
BYP
= 1µF
= 10µF
= 100µF
= 1000µF
NOISE SPECTRAL DENSITY (nV/√Hz)
100
10
1
12896-002
0.1
10
100
1k
10k
100k
1M
10M
FREQUENCY (Hz)
Figure 2. Noise Spectral Density at Various Values of C
BYP
, V
OUT
= 3.3 V
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
©2016 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
ADP7158* PRODUCT PAGE QUICK LINKS
Last Content Update: 11/29/2017
COMPARABLE PARTS
View a parametric search of comparable parts.
DESIGN RESOURCES
ADP7158 Material Declaration
PCN-PDN Information
Quality And Reliability
Symbols and Footprints
EVALUATION KITS
ADP7158 Evaluation Board
DOCUMENTATION
Data Sheet
ADP7158: 2 A, Ultralow Noise, High PSRR, RF Linear
Regulator Data Sheet
User Guides
UG-794: Evaluating the ADP7158 Ultralow Noise, 2 A,
Fixed Output, RF Linear Regulator
DISCUSSIONS
View all ADP7158 EngineerZone Discussions.
SAMPLE AND BUY
Visit the product page to see pricing options.
TECHNICAL SUPPORT
Submit a technical question or find your regional support
number.
TOOLS AND SIMULATIONS
ADI Linear Regulator Design Tool and Parametric Search
• ADIsimPower™ Voltage Regulator Design Tool
DOCUMENT FEEDBACK
Submit feedback for this data sheet.
REFERENCE MATERIALS
Press
• Analog Devices’ Low Dropout Regulators Enable Cleaner
and Faster Communications
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not
trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
ADP7158
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
General Description ......................................................................... 1
Typical Application Circuit ............................................................. 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Input and Output Capacitors, Recommended Specifications 4
Absolute Maximum Ratings ............................................................ 5
Thermal Data ................................................................................ 5
Thermal Resistance ...................................................................... 5
ESD Caution .................................................................................. 5
Pin Configurations and Function Descriptions ........................... 6
Typical Performance Characteristics ............................................. 7
Theory of Operation ...................................................................... 13
Data Sheet
Applications Information .............................................................. 14
ADIsimPower Design Tool ....................................................... 14
Capacitor Selection .................................................................... 14
Undervoltage Lockout (UVLO) ............................................... 15
Programmable Precision Enable .............................................. 16
Start-Up Time ............................................................................. 17
REF, BYP, and VREG Pins......................................................... 17
Current-Limit and Thermal SHUTDOWN ........................... 17
Thermal Considerations............................................................ 17
Printed Circuit Board (PCB) Layout Considerations ................ 20
Outline Dimensions ....................................................................... 21
Ordering Guide .......................................................................... 22
REVISION HISTORY
11/2016—Rev. A to Rev. B
Changes to Table 3 ............................................................................ 4
5/2016—Rev. 0 to Rev. A
Added Note 1 to Table 2; Renumbered Sequentially ................... 4
Change to Figure 4 ........................................................................... 6
Change to Programmable Precision Enable Section ................. 16
3/2016—Revision 0: Initial Version
Rev. B | Page 2 of 22
Data Sheet
SPECIFICATIONS
V
IN
= V
OUT
+ 0.5 V or 2.3 V, whichever is greater; V
EN
= V
IN
; I
LOAD
= 10 mA; C
IN
= C
OUT
= 10 µF; C
REG
= C
REF
= C
BYP
= 1 µF;
T
A
= 25°C for typical specifications; T
A
= −40°C to +125°C for minimum/maximum specifications, unless otherwise noted.
Table 2.
Parameter
INPUT VOLTAGE RANGE
LOAD CURRENT
OPERATING SUPPLY CURRENT
SHUTDOWN CURRENT
NOISE
1
Output Noise
Noise Spectral Density
POWER SUPPLY REJECTION RATIO
1
Symbol
V
IN
I
LOAD
I
GND
I
IN_SD
OUT
NOISE
OUT
NSD
PSRR
Test Conditions/Comments
Min
2.3
Typ
ADP7158
I
LOAD
= 0 µA
I
LOAD
= 2 A
EN = GND
V
OUT
= 1.2 V to 3.3 V
10 Hz to 100 kHz
100 Hz to 100 kHz
10 kHz to 1 MHz
1 kHz to 100 kHz, V
IN
= 4.0 V, V
OUT
= 3.3 V,
I
LOAD
= 2 A
1 MHz, V
IN
= 4.0 V, V
OUT
= 3.3 V, I
LOAD
= 2 A
1 kHz to 100 kHz, V
IN
= 2.6 V, V
OUT
= 1.8 V,
I
LOAD
= 2 A
1 MHz, V
IN
= 2.6 V, V
OUT
= 1.8 V, I
LOAD
= 2 A
1.2
−0.6
−1.0
−1.5
−0.1
4.0
9.0
0.2
1.6
0.9
1.7
70
50
70
50
Max
5.5
2
8.0
14.0
4
Unit
V
A
mA
mA
µA
µV rms
µV rms
nV/√Hz
dB
dB
dB
dB
OUTPUT VOLTAGE ACCURACY
Output Voltage
2
Initial Accuracy
V
OUT
I
LOAD
= 10 mA, T
A
= 25°C
10 mA < I
LOAD
< 2 A, T
A
= 25°C
10 mA < I
LOAD
< 2 A, T
A
= −40°C to +125°C
∆V
OUT
/∆V
IN
∆V
OUT
/∆I
OUT
I
LIMIT
V
IN
= V
OUT
+ 0.5 V or 2.3 V, whichever is greater
to 5.5 V
I
OUT
= 10 mA to 2 A
3.3
+0.6
+1.0
+1.5
+0.1
0.3
22
3
120
200
650
31
850
650
1.2
0.6
0.5
V
%
%
%
%/V
%/A
mA
A
mV
mV
Ω
Ω
Ω
ms
ms
ms
°C
°C
REGULATION
Line
Load
3
CURRENT-LIMIT THRESHOLD
4
REF
VOUT
DROPOUT VOLTAGE
5
PULL-DOWN RESISTANCE
VOUT
VREG
REF
BYP
START-UP TIME
1, 6
VOUT
VREG
REF
THERMAL SHUTDOWN
1
Threshold
Hysteresis
UNDERVOLTAGE THRESHOLDS
Input Voltage
Rising
Falling
Hysteresis
2.4
V
DROPOUT
I
OUT
= 1.2 A, V
OUT
= 3.3 V
I
OUT
= 2 A, V
OUT
= 3.3 V
EN = 0 V, V
IN
= 5.5 V
V
OUT
= 1 V,
V
REG
= 1 V
V
REF
= 1 V
V
BYP
= 1 V
V
OUT
= 3.3 V
3.8
170
280
V
OUT_PULL
V
REG_PULL
V
REF_PULL
V
BYP_PULL
t
START-UP
t
REG_START-UP
t
REF_START-UP
TS
SD
TS
SD_HYS
T
J
rising
150
15
UVLO
RISE
UVLO
FALL
UVLO
HYS
1.95
2.22
2.02
200
2.29
V
V
mV
Rev. B | Page 3 of 22
ADP7158
Parameter
VREG UVLO THRESHOLDS
7
Rising
Falling
Hysteresis
EN INPUT PRECISION
EN Input
Logic High
Logic Low
Logic Hysteresis
LEAKAGE CURRENT
REF_SENSE
EN
1
2
Data Sheet
Symbol
VREGUVLO
RISE
VREGUVLO
FALL
VREGUVLO
HYS
2.3 V ≤ V
IN
≤ 5.5 V
V
EN_HIGH
V
EN_LOW
V
EN_HYS
I
REF_SENSE_LKG
I
EN_LKG
1.13
1.05
1.22
1.13
90
10
0.01
1.31
1.22
V
V
mV
nA
µA
Test Conditions/Comments
Min
Typ
Max
1.94
1.60
185
Unit
V
V
mV
EN = V
IN
or GND
1
Guaranteed by characterization but not production tested.
The
ADP7158
is available in 16 standard voltages between 1.2 V and 3.3 V, including 1.2 V, 1.3 V, 1.5 V, 1.6 V, 1.8 V, 2.0 V, 2.2 V, 2.5 V, 2.6 V, 2.7 V, 2.8 V, 2.9 V, 3.0 V, 3.1 V,
3.2 V, and 3.3 V.
3
Based on an endpoint calculation using 10 mA and 2 A loads.
4
Current-limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 3.0 V
output voltage is defined as the current that causes the output voltage to drop to 90% of 3.0 V, or 2.7 V.
5
Dropout voltage is defined as the input to output voltage differential when the input voltage is set to the nominal output voltage. Dropout voltage applies only for
output voltages greater than 2.3 V.
6
Start-up time is defined as the time between the rising edge of V
EN
to V
OUT
, V
REG
, or V
REF
being at 90% of its nominal value.
7
The output voltage is disabled until the VREG UVLO rise threshold is crossed. The VREG output is disabled until the input voltage UVLO rising threshold is crossed.
INPUT AND OUTPUT CAPACITORS, RECOMMENDED SPECIFICATIONS
Table 3.
Parameter
MINIMUM CAPACITANCE
Input
1
Regulator
Output
1
Bypass
Reference
CAPACITOR EFFECTIVE SERIES RESISTANCE (ESR)
C
OUT
, C
IN
C
REG
, C
REF
C
BYP
1
Symbol
C
IN
C
REG
C
OUT
C
BYP
C
REF
Test Conditions/Comments
T
A
= −40°C to +125°C
Min
7
0.7
7
0.1
0.7
Typ
10.0
1.0
10.0
1.0
1.0
Max
Unit
µF
µF
µF
µF
µF
T
A
= −40°C to +125°C
R
ESR
R
ESR
R
ESR
0.1
0.2
2.0
Ω
Ω
Ω
The minimum input and output capacitance must be greater than 7.0 μF over the full range of operating conditions. The full range of operating conditions in the
application must be considered during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended;
Y5V and Z5U capacitors are not recommended for use with any low dropout regulator.
Rev. B | Page 4 of 22
Tips and tricks for using 8-bit PIC microcontrollers (in Chinese)
[font=微软雅黑][size=3]The attachment is a design reference for low-pin-count microcontrollers given in a 2005 CD from Microchip; it is in Chinese; the one I downloaded from Microchip's official website i...
dingzy_2002 Microchip MCU
Brief Introduction of PCB Experience
Let's share some simple experience in PCB design! !...
天道自然 PCB Design
EEWORLD University Hall----TI Near Field Power Supply NFC Reference Design Introduction (Test)
TI Near Field Power NFC Reference Design Introduction (Test) : https://training.eeworld.com.cn/course/2325...
Timson Talking
About detecting the rising edge of CPLD external signal
Could someone please tell me how to use CPLD to detect the rising edge of an external signal (preferably using VHDL)? Thank you!...
MYMCU FPGA/CPLD
isd4002 can't find thoughts
I recently built an isd4002 circuit. It has been nearly 50 days and I still can't debug it successfully. I wonder if any great man can give me some advice, haha~~. As for the program, it only has one ...
ienglgge MCU
Can you help me figure out why the CAN2 port cannot receive interrupts?
I use STM32F105 for CAN communication, and both CAN ports are used. CAN1 uses FIFO0, and CAN2 uses FIFO1. After receiving data, the interrupt processing is entered, but I can only enter the CAN1 recei...
trueve stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 937  55  649  1576  735  19  2  14  32  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号