EEWORLDEEWORLDEEWORLD

Part Number

Search

PI6C2405A-1LIX

Description
PLL Based Clock Driver, 6C Series, 5 True Output(s), 0 Inverted Output(s), PDSO8, 0.173 INCH, TSSOP-8
Categorylogic    logic   
File Size422KB,7 Pages
ManufacturerPericom Semiconductor Corporation (Diodes Incorporated)
Websitehttps://www.diodes.com/
Download Datasheet Parametric View All

PI6C2405A-1LIX Overview

PLL Based Clock Driver, 6C Series, 5 True Output(s), 0 Inverted Output(s), PDSO8, 0.173 INCH, TSSOP-8

PI6C2405A-1LIX Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerPericom Semiconductor Corporation (Diodes Incorporated)
Parts packaging codeSOIC
package instruction0.173 INCH, TSSOP-8
Contacts8
Reach Compliance Codecompliant
ECCN codeEAR99
Is SamacsysN
series6C
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G8
JESD-609 codee0
length4.45 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
MaximumI(ol)0.008 A
Number of functions1
Number of inverted outputs
Number of terminals8
Actual output times5
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP8,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
propagation delay (tpd)0.3 ns
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.2 ns
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3 mm
minfmax133 MHz
Base Number Matches1
PI6C2405A
Zero-Delay Clock Buffer
Features
Maximum rated frequency: 133 MHz
Low cycle-to-cycle jitter
Input to output delay, less than 300ps
Internal feedback allows outputs to be synchronized
to the clock input
5V tolerant input*
Spread spectrum clock ready
Operates at 3.3V V
DD
Packaging (Pb-free & Green available):
-8-pin, 150-mil SOIC (W)
-8-pin, 173-mil TSSOP (L)
Description
The PI6C2405A is a PLL based, zero-delay buffer, with the ability
to distribute five outputs of up to 133MHz at 3.3V. All the outputs
are distributed from a single clock input CLKIN and output OUT0
performs zero delay by connecting a feedback to PLL.
An internal feedback on OUT0 is used to synchronize the out-
puts to the input; the relationship between loading of this signal
and the outputs determines the input-output delay. PI6C2405A
is able to track spread spectrum clocking for EMI reduction.
PI6C2405A is characterized for both commercial and industrial
operation.
PI6C2405A-1H is a high-drive version of PI6C2405A-1
* CLKIN must reference the same voltage thresholds for the PLL to
deliver zero delay skewing
Block Diagram
Pin Configuration
CLKIN
PLL
OUT
0
OUT
1
OUT
2
OUT
3
CLKIN
OUT
2
OUT
1
GND
1
2
3
4
8
7
6
5
OUT
0
OUT
4
V
DD
OUT
3
PI6C2405A(–1, –1H)
OUT
4
Pin Description
Pin
1
2, 3, 5, 7
4
6
8
Signal
CLKIN
OUT[1-4]
GND
V
DD
OUT0
Description
Input clock reference frequency (weak pull-down)
Clock Outputs
Ground
3.3V Supply
Clockoutput, internal PLL feedback (weak pull-down)
1
PS8592F
04/21/05

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2554  2837  95  1307  980  52  58  2  27  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号