213-100-602 datasheet, PDF - EEWORLD Datasheet

213-100-602: DescriptionIC Socket, PLCC100, 100 Contact(s); CategoryThe connector socket; File Size331KB，2 Pages; ManufacturerMethode Electronics Inc.

Download Datasheet Parametric Compare View All

213-100-602 Overview

IC Socket, PLCC100, 100 Contact(s)

Parameter Name	Attribute value
Reach Compliance Code	unknow
ECCN code	EAR99
Other features	STANDARD: UL 94V-0
Device slot type	IC SOCKET
Type of equipment used	PLCC100
Shell material	POLYPHENYLENE SULPHIDE
Manufacturer's serial number	213
Number of contacts	100
Base Number Matches	1

	213-100-602	213-100-601
Description	IC Socket, PLCC100, 100 Contact(s)	IC Socket, PLCC100, 100 Contact(s)
Reach Compliance Code	unknow	unknow
ECCN code	EAR99	EAR99
Other features	STANDARD: UL 94V-0	STANDARD: UL 94V-0, POLARIZED
Device slot type	IC SOCKET	IC SOCKET
Type of equipment used	PLCC100	PLCC100
Shell material	POLYPHENYLENE SULPHIDE	POLYPHENYLENE SULPHIDE
Manufacturer's serial number	213	213
Number of contacts	100	100
Base Number Matches	1	1

Does anyone have the serial number of the official version of wince5.0? Please share it with me. I will be very grateful.: Does anyone have the serial number of the official version of wince5.0? Please share it with me. I will be very grateful....; 羽灵 Embedded System

Please help me find two questions about this circuit. Thank you: [img]http://pan.baidu.com/share/link?shareid=169525&uk=1008467905[/img] Does anyone know what the role of the inductor of the transmitter is? In addition, I would like to ask the experts to teach me w...; 白居易学电子 Analog electronics

Help: About I2C Config: I2C_Config IIC_Configt ={0, //Master mode0,(20-5), //scl low time(20-5),1,0,0x4EA0,(75-1) } 1. What is the master mode? 2. The effective time of the SCL clock pulse low level is (20-5). What does this...; OSTnm DSP and ARM Processors

How do you assign pins for FPGA?: The FPGA has a large amount of IO. If it is not for special purposes, many IOs are basically the same. When the FPGA is connected to peripheral chips such as memory,In order to facilitate wiring, the ...; wstt PCB Design

Is the altera soc trial still available?: Is the Altera SOC trial still available? There have been no new posts in this section recently....; polun FPGA/CPLD

NUCLEO-stm32F413ZH Review 1-----DAC Program: [i=s] This post was last edited by damiaa on 2016-12-27 21:36 [/i] [b][size=3] NUCLEO-stm32F413ZH Evaluation 1-----DAC [/size][/b][b][size=3]Program Trial [/size][/b][size=2] [/size] [size=2]Next, let...; damiaa stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components