54242-101-38-2150 datasheet, PDF

54242-101-38-2150: DescriptionBoard Stacking Connector, 38 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size83KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54242-101-38-2150 Overview

Board Stacking Connector, 38 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Reach Compliance Code	compliant
ECCN code	EAR99
Is Samacsys	N
body width	0.169 inch
subject depth	0.846 inch
body length	3.8 inch
Body/casing type	RECEPTACLE
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (30) OVER NICKEL (50)/NICKEL PALLADIUM GOLD (30) OVER NICKEL (50)
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
MIL compliance	NO
Manufacturer's serial number	54242
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.461 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal pitch	2.54 mm
Termination type	SURFACE MOUNT
Total number of contacts	38
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:C

STATUS:

Released

Printed: Sep 01, 2004

cpld IO: What is the maximum IO speed of a general CPLD? Please recommend a specific model...; maxcio FPGA/CPLD

void TI_CC_Wait(unsigned int cycles) Delay time: Hello everyoneWhat is the specific delay time of the following function?// Delay function. # of CPU cycles delayed is similar to "cycles". Specifically,// it's ((cycles-15) % 6) + 15. Not exact, but g...; cd0054115 Microcontroller MCU

Share: AD batch hide component labels: [i=s]This post was last edited by qwqwqw2088 on 2022-9-16 15:19[/i]AD batch hide component numberWhen we draw PCB, sometimes we don't want to see the component label parameters in actual work, which a...; qwqwqw2088 PCB Design

How to use Verilog HDL to implement a marquee program: :o :( :handshake :call: :)...; zd871010 FPGA/CPLD

Differential amplifier circuit: [:O]Differential amplifier circuitBasic concepts:　　　　Figure 6.7 shows a linear amplifier, which has two input terminals, connected to signals vi1 and vi2 respectively ; the signal at the output termi...; fighting Analog electronics

Extended indicator light instructions in dsp2812 development board: // Define the indicator light register address and register type #define LBDS (*((unsigned int *)0xc0000)) Why are there brackets? Why are there so many brackets? And why are there so many *...; hxg666 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components