FH8065501516762S R1S9 datasheet, PDF

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> FH8065501516762S R1S9

FH8065501516762S R1S9: Descriptioncpu - central processing units atom c2538 quad core 2.4ghz fcbga1283; Categorysemiconductor Other integrated circuit (IC); File Size8MB，740 Pages; ManufacturerIntel; Websitehttp://www.intel.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

FH8065501516762S R1S9 Overview

cpu - central processing units atom c2538 quad core 2.4ghz fcbga1283

FH8065501516762S R1S9 Parametric

Parameter Name	Attribute value
Manufacture	Intel
Product Category	CPU - Central Processing Units
RoHS	Yes
Produc	Server Processors
Family	Intel Atom
Code Name	Rangeley
Processor Series	C2000
Embedded Options	Embedded
Cache	2 MB
Maximum Clock Frequency	2.4 GHz
Number of Cores	4
Number of Threads	4
Data Bus Width	64 bi
Memory Size	64 GB
Memory Type	DDR3, 3L 1600
TDP - Max	15 W
Package / Case	FCBGA-1283
Packaging	Tray
Core	Intel Atom
Core Architecture	X86
ECC Memory Supported	Supported
Intel Hyper-Threading Technology	Without HT Technology
Intel Virtualization Technology - VT	With VT
Interface Type	UART, USB
Lithography - Process Technology	22 nm
Microarchitecture	Rangeley
Mounting Style	SMD/SMT
Number of Memory Channels	2
Number of PCI Express Lanes	16
Number of SATA Ports	6
Number of UART Ports	2
Number of USB Ports	4
Package / Case Size	34 mm x 28 mm
PCIe Configurations	1 x1 + 1 x2 + 1 x4 + 1 x8 + 1 x16
PCIe Revisi	2
USB Revisi	2

Preview

Download Datasheet

View All

Intel

Atom™ Processor C2000

Product Family for Microserver

Datasheet

January 2014

Document Number: 330061-001

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR

OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS

OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING

TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE,

MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Legal Lines and Disclaimers

A “Mission Critical Application” is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death.

SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND

ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL

CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT

LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS

SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics

of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for

conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with

this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published

specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-

4725, or go to:

http://www.intel.com/#/en_US_01

BlueMoon, BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino Inside, Cilk, Core Inside, E-GOLD, Flexpipe, i960, Intel, the Intel logo, Intel AppUp,

Intel Atom, Intel Atom Inside, Intel Core, Intel Inside, Intel Insider, the Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel

SingleDriver, Intel SpeedStep, Intel Sponsors of Tomorrow., the Intel Sponsors of Tomorrow. logo, Intel StrataFlash, Intel vPro, Intel XScale, InTru, the

InTru logo, the InTru Inside logo, InTru soundmark, Itanium, Itanium Inside, MCS, MMX, Moblin, Pentium, Pentium Inside, Puma, skoool, the skoool logo,

SMARTi, Sound Mark, Stay With It, The Creators Project, The Journey Inside, Thunderbolt, Ultrabook, vPro Inside, VTune, Xeon, Xeon Inside, X-GOLD,

XMM, X-PMU and XPOSYS are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

Intel

Atom™ Processor C2000 Product Family for Microserver

Datasheet

January 2014

Document Number: 330061-001

C2000 Product Family for Microserver—Contents

Contents

Volume 1: C2000 Product Family for Microserver Program

Overview

...................................................................................... 31

Introduction and Product Offerings ..........................................................................32

1.1

Overview ..........................................................................................................32

1.2

Key Features.....................................................................................................33

1.3

Intel

Atom™ Processor C2000 Product Family for Microserver Block

Diagram ...........................................................................................................35

1.4

Product SKUs ....................................................................................................36

1.5

Datasheet Volume Structure and Scope ................................................................37

1.6

Terminology......................................................................................................39

1.7

Related Documents ............................................................................................44

Multi-Core Intel

Atom™ Processors ........................................................................46

2.1

Signal Descriptions ............................................................................................46

2.2

Features ...........................................................................................................46

2.3

SoC Components ...............................................................................................47

2.3.1

SoC Core .............................................................................................47

2.4

Features ...........................................................................................................48

2.4.1

Intel

Virtualization Technology ..............................................................48

2.4.2

Intel

VT-x Objectives ...........................................................................48

2.4.2.1

Intel

VT-x Features .............................................................49

2.4.3

Security and Cryptography Technologies ..................................................50

2.4.3.1

Advanced Encryption Standard New Instructions (AES-NI) .........50

2.4.3.2

PCLMULQDQ Instruction ........................................................50

2.4.3.3

Digital Random Number Generator..........................................50

2.4.4

Intel

Turbo Boost Technology ...............................................................50

2.4.4.1

Intel

Turbo Boost Technology Frequency................................51

2.5

CPUID Instruction and SoC Identification ..............................................................52

Volume 2: Functional

................................................................... 56

Memory Controller....................................................................................................57

3.1

Introduction ......................................................................................................57

3.2

Signal Descriptions ............................................................................................57

3.3

Features ...........................................................................................................58

3.3.1

Supported Memory Configuration ............................................................58

3.3.2

System Memory Technology Supported ....................................................58

3.4

RAS Features ....................................................................................................60

3.4.1

Data Parity Protection ............................................................................60

3.4.2

Memory Controller Error Correcting Codes (ECC) .......................................60

3.4.3

Demand and Patrol Scrubbing .................................................................62

3.4.4

DDR3 Data Scrambling ..........................................................................62

System Agent and Root Complex ..............................................................................63

4.1

Introduction ......................................................................................................63

4.2

Signal Descriptions ............................................................................................64

4.3

Features ...........................................................................................................64

4.4

Root Complex ...................................................................................................65

4.4.1

Transaction Flow ...................................................................................65

4.4.2

Root Complex Primary Transaction Routing ...............................................66

4.5

Reliability, Availability and Serviceability (RAS) ......................................................67

4.6

Error Classification .............................................................................................68

4.6.1

Correctable Errors .................................................................................69

Intel

Atom™ Processor C2000 Product Family for Microserver

Datasheet

January 2014

Document Number: 330061-001

Contents—C2000 Product Family for Microserver

4.7

4.8

4.9

4.10

4.11

4.12

Fatal Errors .......................................................................................... 69

Non-Fatal Errors ................................................................................... 69

4.6.3.1

Software Correctable Errors ................................................... 69

Global Error Reporting ....................................................................................... 70

4.7.1

Reporting Errors to CPU ......................................................................... 72

4.7.1.1

Non-Maskable Interrupt (NMI) ............................................... 72

4.7.1.2

System Management Interrupt (SMI) ...................................... 72

4.7.2

Reporting Global Errors to an External Device ........................................... 72

4.7.3

Machine Check Architecture.................................................................... 72

4.7.3.1

Machine Check Availability and Discovery ................................ 75

4.7.3.2

P5 Compatibility MSRs .......................................................... 75

4.7.3.3

Machine Check Global Control MSRs........................................ 76

4.7.3.4

Machine Check Error-Reporting MSR Banks 0-5 ........................ 77

4.7.4

Error-Status Cloaking Feature................................................................. 88

4.7.4.1

Hide Corrected-Error Status From OS...................................... 88

4.7.4.2

SMI for MCA Uncorrected Errors ............................................. 88

4.7.5

MCERR/IERR Signaling .......................................................................... 89

4.7.6

PCI Express INTx and MSI...................................................................... 89

4.7.7

Error Register Overview ......................................................................... 90

4.7.7.1

Local Error Registers............................................................. 91

4.7.7.2

Global Error Registers ........................................................... 93

4.7.7.3

System Error (SERR) ............................................................ 95

4.7.7.4

First and Next Error Log Registers .......................................... 95

4.7.7.5

Error Register Flow ............................................................... 96

4.7.7.6

Error Counters ..................................................................... 97

SoC Error Handling Summary ............................................................................. 98

System Agent Register Map .............................................................................. 106

4.10.1 Registers in Configuration Space ........................................................... 106

RAS Register Map............................................................................................ 107

4.11.1 Registers in Configuration Space ........................................................... 107

Root Complex Event Collector (RCEC) Register Map ............................................. 109

4.12.1 Registers in Configuration Space ........................................................... 109

4.6.2

4.6.3

Clock Architecture.................................................................................................. 111

5.1

Input Clocks ................................................................................................... 113

5.2

Output Clocks ................................................................................................. 114

Interrupt Architecture ........................................................................................... 115

6.1

PCI Interrupts and Routing ............................................................................... 115

6.2

Non-Maskable Interrupt (NMI) .......................................................................... 118

6.3

System Management Interrupt (SMI) ................................................................. 118

6.4

System Control Interrupt (SCI) ......................................................................... 119

6.5

Message Signaled Interrupt (MSI and MSI-X) ...................................................... 119

6.6

I/O APIC Input Mapping ................................................................................... 120

6.7

8259 PIC Input Mapping................................................................................... 122

6.8

Device Interrupt-Generating Capabilities ............................................................ 123

SoC Reset and Power Supply Sequences ................................................................ 125

7.1

Power Up from G3 State (Mechanical Off) ........................................................... 125

7.1.1

While in the G3 State .......................................................................... 125

7.1.2

Powering-Up for the First Time ............................................................. 125

7.1.3

SUS Power Well Power-Up Sequence From the G3 State........................... 126

7.1.4

Core Power-up Sequence ..................................................................... 129

7.2

Reset Sequences and Power-Down Sequences..................................................... 133

7.2.1

Cold Reset Sequence........................................................................... 133

7.2.1.1

SUSPWRDNACK ................................................................. 139

January 2014

Document Number: 330061-001

Intel

Atom™ Processor C2000 Product Family for Microserver

Datasheet

FH8065501516762S R1S9 Related Products

	FH8065501516762S R1S9	FH8065501516754S R1UN	FH8065501516761S R1S8	FH8065501516708S R1CY	FH8065501516711S R1D2	FH8065501516710S R1D1
Description	cpu - central processing units atom c2538 quad core 2.4ghz fcbga1283	cpu - central processing units atom c2308 dual core ext 1.7ghz fcbga1283	cpu - central processing units atom c2338 dual core 1.7ghz fcbga1283	cpu - central processing units atom c2718 eight CR 2.0ghz fcbga1283	cpu - central processing units atom c2358 dual core 1.7ghz fcbga1283	cpu - central processing units atom c2518 quad core 1.7ghz fcbga1283

Recommended Resources

Remote control automatic door circuit a

Multi-channel microphone input amplifier

Power feedback control circuit

22 commonly used diode single-phase rectifier circuits Figure 5

Phase sequence lock circuit

555 three-purpose electronic circuit for disabled people

What should you pay attention to when developing microcontroller software for the first time?: Hello, seniors~ I am a fresh graduate, and now I work in an instrument design and production company that uses 51 single-chip microcomputers as processing chips. Since the company is not large, there ...; dr17 Embedded System

Green Tea Sharing ~ Inspirational Quotes: One sentence a day to fill you with energy every day: 1. Smart people are happy, and only those who think they are smart are troubled. Help others to reduce three points of trouble, and you will enjoy seven points of happiness. 2. Everyone has potential ...; 绿茶 Talking

Has anyone found that the official LaunchPad_Temp_GUI may not be able to find the com port when it is opened for the first time?: I tried it out. I can use a newly started computer for a while (but don't plug in LaunchPad). Then I plug in LaunchPad for the first time, press the button to switch to application mode, and then open...; wangfuchong Microcontroller MCU

Final command to compile qt:: From EEWORLD cooperation group: arm linux fpga embedded 0 (49900581)...; wangkj FPGA/CPLD

Questions in the 430 header file: This is the header file of MSP430x54x. I would like to ask why some of the contents in the brackets above have U and some do not. Why? What does the U represent?...; zzbaizhi Microcontroller MCU

[TI's first low-power design competition] IAR for MSP430 6.10.7 environment construction: After receiving the board, I started to build the environment. This article will introduce the construction of the latest version of IAR for MSP430 6.10.7....; stormbreaker Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components