SL23EP09ZC-1 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SL23EP09ZC-1

SL23EP09ZC-1: Descriptionclock buffer 10-220mhz 9 out zdb 3.3V-2.5V; Categorylogic logic; File Size356KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric Compare View All

SL23EP09ZC-1 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SL23EP09ZC-1	-	-	View	Buy Now

SL23EP09ZC-1 Overview

clock buffer 10-220mhz 9 out zdb 3.3V-2.5V

SL23EP09ZC-1 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Parts packaging code	TSSOP
package instruction	TSSOP-16
Contacts	16
Reach Compliance Code	compli
Other features	ALSO OPERATES WITH 3.3V SUPPLY
series	23EP
Input adjustment	MUX
JESD-30 code	R-PDSO-G16
length	4.4 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
Number of functions	2
Number of inverted outputs
Number of terminals	16
Actual output times	4
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.11 ns
Maximum seat height	1.1 mm
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	3 mm
minfmax	10 MHz

Preview

Download Datasheet

View All

SL23EP09

Not Recommended for New Designs

Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB)

Key Features



10 to 220 MHz operating frequency range

Low output clock skew: 45ps-typ

Low output clock jitter:



50 ps-typ cycle-to-cycle jitter



20 ps-typ period jitter

Low part-to-part output skew: 90 ps-typ

Wide 2.5 V to 3.3 V power supply range

Low power dissipation:



26 mA-max at 66 MHz and VDD=3.3 V



24 mA-max at 66 MHz and VDD=2.5V

One input drives 9 outputs organized as 4+4+1

Select mode to bypass PLL or tri-state outputs

SpreadThru™ PLL that allows use of SSCG

Standard and High-Drive options

Available in 16-pin SOIC and TSSOP packages

Available in Commercial and Industrial grades

Printers, MFPs and Digital Copiers

PCs and Work Stations

Routers, Switchers and Servers

Digital Embeded Systems

Description

The SL23EP09 is a low skew, low jitter and low power Zero

Delay Buffer (ZDB) designed to produce up to nine (9) clock

outputs from one (1) reference input clock, for high speed

clock distribution applications.

The product has an on-chip PLL which locks to the input

clock at CLKIN and receives its feedback internally from the

CLKOUT pin.

The SL23EP09 has two (2) clock driver banks each with four

(4) clock outputs. These outputs are controlled by two (2)

select input pins S1 and S2. When only four (4) outputs are

needed, four (4) bank-B output clock buffers can be tri-stated

to reduce power dissipation and jitter. The select inputs can

also be used to tri-state both banks A and B or drive them

directly from the input bypassing the PLL and making the

product behave like a Non-Zero Delay Buffer (NZDB).

The high-drive version operates up to 220MHz and 200MHz

at 3.3V and 2.5V power supplies respectively.

fo R

r N ec

D e

es nd

ig e

ns d



Applications

Benefits



Up to nine (9) distribution of input clock

Standard and High-Dirive levels to control impedance

level, frequency range and EMI

Low power dissipation, jitter and skew

Low cost

Block Diagram

Low Power and

Low Jitter

PLL

MUX

CLKOUT

CLKIN

CLKA1

CLKA2

CLKA3

CLKA4

Input Selection

Decoding Logic

CLKB1

CLKB2

CLKB3

CLKB4

VDD

GND

Rev 2.0, May 12, 2008

Page 1 of 14

2400 West Cesar Chavez, Austin, TX 78701

1+(512) 416-8500

1+(512) 416-9669

www.silabs.com

SL23EP09ZC-1 Related Products

	SL23EP09ZC-1	SL23EP09ZI-1T	SL23EP09ZC-1T	SL23EP09ZC-1H	SL23EP09ZI-1	SL23EP09ZI-1H	SL23EP09ZI-1HT	SL23EP09ZC-1HT	SL23EP09SC-1T
Description	clock buffer 10-220mhz 9 out zdb 3.3V-2.5V	clock buffer 10-220mhz 9 out zdb 3.3V-2.5V	clock buffer 10-220mhz 9 out zdb 3.3V-2.5V	clock buffer 10-220mhz 9 out zdb 3.3V-2.5V high drive	clock buffer 10-220mhz 9 out zdb 3.3V-2.5V	clock buffer 10-220mhz 9 out zdb 3.3V-2.5V high drive	clock buffer 10-220mhz 9 out zdb 3.3V-2.5V high drive	IC BUFFER 220MHZ 9CH3.3V 16TSSOP	IC BUFFER 220MHZ 9CH 3.3V 16SOIC
Is it lead-free?	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to
Maker	Silicon Laboratories Inc	Silicon Laboratories Inc	Silicon Laboratories Inc	Silicon Laboratories Inc	Silicon Laboratories Inc	Silicon Laboratories Inc	Silicon Laboratories Inc	Silicon Laboratories Inc	Silicon Laboratories Inc
Parts packaging code	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	SOIC
package instruction	TSSOP-16	TSSOP-16	TSSOP-16	TSSOP,	TSSOP-16	TSSOP-16	TSSOP-16	TSSOP,	SOIC-16
Contacts	16	16	16	16	16	16	16	16	16
Reach Compliance Code	compli	unknow	compli	unknow	unknow	compli	compli	unknown	unknown
Other features	ALSO OPERATES WITH 3.3V SUPPLY	ALSO OPERATES WITH 3.3V SUPPLY	ALSO OPERATES WITH 3.3V SUPPLY	ALSO OPERATES WITH 3.3V SUPPLY	ALSO OPERATES WITH 3.3V SUPPLY	ALSO OPERATES WITH 3.3V SUPPLY	ALSO OPERATES WITH 3.3V SUPPLY	ALSO OPERATES WITH 3.3V SUPPLY	ALSO OPERATES WITH 3.3V SUPPLY
series	23EP	23EP	23EP	23EP	23EP	23EP	23EP	23EP	23EP
Input adjustment	MUX	MUX	MUX	MUX	MUX	MUX	MUX	MUX	MUX
JESD-30 code	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16
length	4.4 mm	4.4 mm	4.4 mm	4.4 mm	4.4 mm	4.4 mm	4.4 mm	4.4 mm	4.889 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER
Number of functions	2	2	2	2	2	2	2	2	2
Number of terminals	16	16	16	16	16	16	16	16	16
Actual output times	4	4	4	4	4	4	4	4	4
Maximum operating temperature	70 °C	85 °C	70 °C	70 °C	85 °C	85 °C	85 °C	70 °C	70 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	SOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Same Edge Skew-Max（tskwd）	0.11 ns	0.11 ns	0.11 ns	0.11 ns	0.11 ns	0.11 ns	0.11 ns	0.11 ns	0.11 ns
Maximum seat height	1.1 mm	1.1 mm	1.1 mm	1.1 mm	1.1 mm	1.1 mm	1.1 mm	1.1 mm	1.727 mm
Maximum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
Minimum supply voltage (Vsup)	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V
Nominal supply voltage (Vsup)	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES	YES
Temperature level	COMMERCIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	3 mm	3 mm	3 mm	3 mm	3 mm	3 mm	3 mm	3 mm	3.8989 mm
minfmax	10 MHz	10 MHz	10 MHz	10 MHz	10 MHz	10 MHz	10 MHz	10 MHz	10 MHz

Recommended Resources

One of the current cutoff feedback circuits

Power amplifier circuit that eliminates transient distortion

Use electric contact pressure gauge to make hydraulic and pneumatic automatic control circuit

Zhengye brand luxury one-way linked shutter ventilation fan circuit diagram

Pulse monitoring (fingertip probe) circuit

555 gate pulse generator circuit

Several issues on hysteresis compensation: 1. Why should hysteresis compensation be targeted at the lowest upper frequency limit? 2. Why should simple hysteresis compensation make 20lg|AF|=0db at fh2, and fh2 greater than or equal to 10fh1'?...; msddw Analog electronics

Drill file problem: Hello friends, I have a drilling file here, but I don't know what software is used to draw it, and what method can be used to make PROTEL recognize it. If anyone knows, please tell me. Thank you in ad...; wwdzyih PCB Design

EEWORLD University - Explain everything about 5G in 8 minutes: Explain everything about 5G in 8 minutes : https://training.eeworld.com.cn/course/4291...; 抛砖引玉 RF/Wirelessly

Dual-port memory can be written but not read: Hi, I have a s3c2410 board with our own dual-port memory IDT70v05 (8k*8) connected to it. The situation is like this: I have no problem writing to the 8k space 10 times in a row, but the kernel will r...; zhuohuatree Embedded System

Attention friends who have signed up for the DIY emergency light!: What do you think is the most appropriate stage for designing schematics and producing PCBs? The current tentative plan is: Design schematics from August 16 to September 16; Apply for MAXIM samples an...; soso DIY/Open Source Hardware

How to download Wanfang data for free: I bring you good news for the New Year! Wanfang Data is the most comprehensive academic database in China (papers, journals, books), but usually you have to pay to download documents from its official...; sssaaa900 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components