EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT5002AC-3B-30E0-80.000001

Description
Oscillator
CategoryPassive components    oscillator   
File Size181KB,4 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT5002AC-3B-30E0-80.000001 Overview

Oscillator

SIT5002AC-3B-30E0-80.000001 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7333526480
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL3
Other featuresENABLE/DISABLE FUNCTION; ALSO COMPATIBLE WITH HCMOS OUTPUT; BULK
Ageing1 PPM/FIRST YEAR
maximum descent time1.5 ns
Frequency Adjustment - MechanicalNO
frequency stability1.5%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency80.000001 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVCMOS
Output load15 pF
physical size5.0mm x 3.2mm x 0.75mm
longest rise time1.5 ns
Maximum supply voltage3.3 V
Minimum supply voltage2.7 V
Nominal supply voltage3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT5002
80 to 220 MHz MEMS TCXO and VCTCXO
Advanced Information
Features, Benefits and Applications
Any frequency between 80.000001 and 220 MHz with 6 decimal places of accuracy
100% pin-to-pin drop-in replacement to quartz-based TCXO
Excellent total frequency stability as low as ±1 PPM (see SiT5004 for ±0.5 PPM option)
Ultra low phase jitter: 0.5 ps (12 kHz to 20 MHz)
Voltage control option with pull range of ±12.5 PPM, ±25 PPM or ±50 PPM
LVCMOS/HCMOS compatible output
Voltage control, standby, output enable or no connect modes
Three industry-standard 4-pin packages: 3.2 x 2.5, 5.0 x 3.2, 7.0 x 5.0 mm (For 6-pin, contact SiTime)
Outstanding silicon reliability of 2 FIT (10x improvement over quartz-based devices)
Ultra short lead time
Ideal for telecom, networking, smart meter, GPS and wireless applications
Specifications
Electrical Characteristics
Parameter
Output Frequency Range
Frequency Stability
Initial tolerance
Stability over temperature
Symbol
f
F_init
F_stab
Min.
80.000001
-1
-1
-1.5
-2.5
-5
Supply Voltage
Output Load
Aging
Operating Temperature Range
Supply Voltage
F_vdd
F_load
F_aging
T_use
Vdd
–1.0
-20
-40
1.71
2.25
2.52
2.70
2.97
10
45
90%
70%
Typ.
0.05
0.1
1.8
2.5
2.8
3.0
3.3
±12.5, ±25, ±50
Positive slope
33
32
10
1.5
6
1.7
0.5
Max.
220
1
+1
+1.5
+2.5
+5
1.0
+70
+85
1.89
2.75
3.08
3.3
3.63
90
8
TBD
TBD
TBD
55
10%
15
30%
10
TBD
TBD
Unit
MHz
PPM
PPM
PPM
PPM
PPM
PPM
PPM
PPM
°C
°C
V
V
V
V
V
PPM
%VDD
kHz
mA
mA
μA
%
ns
Vdd
Vdd
pF
Vdd
Vdd
ms
ms
ms
ps
ps
at 25°C
Over operating temperature range at rated nominal power supply
voltage (1.8V, 2.5V, 2.8V, 3.0V or 3.3V) and nominal load (15 pF).
Condition
±10% Vdd (±5% for Vdd = 1.8V)
±10% of
15 pF load
1st year, 25°C
Extended Commercial
Industrial
Pull Range
Control Voltage
Frequency Change Polarity
Control Voltage -3dB Bandwidth
Current Consumption
Standby Current
Duty Cycle
Rise/Fall Time
Output Voltage High
Output Voltage Low
Output Load
Input Voltage High
Input Voltage Low
Startup Time
OE Enable/Disable Time
Resume Time
RMS Period Jitter
RMS Phase Jitter (random)
PR
VC
V_BW
Idd
I_stby
DC
Tr, Tf
VOH
VOL
Load
VIH
VIL
T_start
T_oe
T_resume
T_jitt
T_phj
No load condition, f = 100MHz, Vdd = 2.5 V, 2.8 V, 3.0 V or 3.3 V
No load condition, f = 100MHz, Vdd = 1.8 V
ST = GND, All Vdd, Weak internal pull down
All Vdds.
15 pF load, 10% - 90% Vdd
IOH = TBD mA
IOL = TBD mA
At maximum frequency and supply voltage. Contact SiTime for higher
output load option
Pin 1, OE or ST
Pin 1, OE or ST
Measured from the time Vdd reaches its rated minimum value
Measured from the time ST pin crosses 50% threshold
f = 100 MHz, Integration bandwidth = 12 kHz to 20MHz,
all Vdds
f = 100 MHz, Integration bandwidth = 12 kHz to 20MHz,
all Vdds
SiTime Corporation
Rev. 0.57
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised August 10 2011
[NUCLEO-L552ZE review] + driving LCD19264 display
In order to observe the test results conveniently, I am used to using LCD to display. The code was transplanted from other development boards tested before. According to convention, as long as the pin...
hujj stm32/stm8
How to select A/D
I am going to make a temperature detection system recently, with a range of 0-99 and a detection resolution of 0.1℃. The detection circuit design uses a platinum resistance bridge detection (three-wir...
lizhonglei201 Embedded System
(Sold) Transfer Altera official original DE2/DE0 FPGA development board
[b] Personal idle transfer Altera official original DE2/DE0 FPGA development board [/b][align=left][font=Helvetica, Arial, sans-serif][color=#b00000] [/color][/font][/align][align=left][color=rgb(0, 0...
fpga126 Buy&Sell
Why can't the signal tap in my Quartus capture the clock waveform?
As shown in the figure, other signals are correct, but the waveform of clock clk_50 cannot be seen....
zpccx FPGA/CPLD
How to set uboot to support debug?
Where can I set it?...
whereis Embedded System
dsp crystal oscillator selection
Is it better to use a passive or active crystal for a DPS external crystal? Question 57 says: Crystals have no voltage issues and can be adapted to any DSP. It is recommended to use a passive crystal....
xiaoxin1 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 387  1325  2600  12  886  8  27  53  1  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号