EEWORLDEEWORLDEEWORLD

Part Number

Search

IS64LV25616AL-12TA3-TR

Description
sram 4mb 12ns 256kx16 async sram 3.3v
Categorysemiconductor    Other integrated circuit (IC)   
File Size122KB,14 Pages
ManufacturerAll Sensors
Download Datasheet Parametric Compare View All

IS64LV25616AL-12TA3-TR Online Shopping

Suppliers Part Number Price MOQ In stock  
IS64LV25616AL-12TA3-TR - - View Buy Now

IS64LV25616AL-12TA3-TR Overview

sram 4mb 12ns 256kx16 async sram 3.3v

IS64LV25616AL-12TA3-TR Parametric

Parameter NameAttribute value
ManufactureISSI
Product CategorySRAM
RoHSN
Memory Size4 Mbi
Organizati256 k x 16
Access Time12 ns
InterfaceParallel
Supply Voltage - Max3.63 V
Supply Voltage - Mi3.135 V
Maximum Operating Curre120 mA
Maximum Operating Temperature+ 125 C
Minimum Operating Temperature- 40 C
Mounting StyleSMD/SMT
Package / CaseTSOP-44
PackagingReel
Factory Pack Quantity1000
TypeAsynchronous
IS64LV25616AL
256K x 16 HIGH SPEED ASYNCHRONOUS
CMOS STATIC RAM WITH 3.3V SUPPLY
FEATURES
• High-speed access time: 10, 12 ns
• CMOS low power operation
• Low stand-by power:
Less than 5 m
A
(typ.) CMOS stand-by
• TTL compatible interface levels
• Single 3.3V power supply
• Fully static operation: no clock or refresh
required
• Three state outputs
• Data control for upper and lower bytes
• Industrial temperature available
• Temperature Offerings:
Option A1: –40
o
C to +85
o
C
Option A2: –40
o
C to +105
o
C
Option A3: –40
o
C to +125
o
C
• Lead-free available
ISSI
JULY 2006
®
DESCRIPTION
The
ISSI
IS64LV25616AL is a high-speed, 4,194,304-bit
static RAM organized as 262,144 words by 16 bits. It is
fabricated using
ISSI
's high-performance CMOS technol-
ogy. This highly reliable process coupled with innovative
circuit design techniques, yields high-performance and low
power consumption devices.
When
CE
is HIGH (deselected), the device assumes a
standby mode at which the power dissipation can be
reduced down with CMOS input levels.
Easy memory expansion is provided by using Chip Enable
and Output Enable inputs,
CE
and
OE.
The active LOW
Write Enable (WE) controls both writing and reading of the
memory. A data byte allows Upper Byte (UB) and Lower
Byte (LB) access.
The IS64LV25616AL is packaged in the JEDEC standard
44-pin TSOP Type II and 48-pin Mini BGA (8mm x 10mm).
FUNCTIONAL BLOCK DIAGRAM
A0-A17
DECODER
256K x 16
MEMORY ARRAY
V
DD
GND
I/O0-I/O7
Lower Byte
I/O8-I/O15
Upper Byte
I/O
DATA
CIRCUIT
COLUMN I/O
CE
OE
WE
UB
LB
CONTROL
CIRCUIT
Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. D
07/05/06
1

IS64LV25616AL-12TA3-TR Related Products

IS64LV25616AL-12TA3-TR IS64LV25616AL-12TA3
Description sram 4mb 12ns 256kx16 async sram 3.3v sram 4mb 3.3V 12ns 256k x 16 async sram
Manufacture ISSI ISSI
Product Category SRAM SRAM
RoHS N N
Memory Size 4 Mbi 4 Mbi
Organizati 256 k x 16 256 k x 16
Access Time 12 ns 12 ns
Interface Parallel Parallel
Supply Voltage - Max 3.63 V 3.63 V
Supply Voltage - Mi 3.135 V 3.135 V
Maximum Operating Curre 120 mA 120 mA
Maximum Operating Temperature + 125 C + 125 C
Minimum Operating Temperature - 40 C - 40 C
Mounting Style SMD/SMT SMD/SMT
Package / Case TSOP-44 TSOP-44
Packaging Reel Tray
Factory Pack Quantity 1000 135
Type Asynchronous Asynchronous
I just got the MSP-EXP430FR5739 and tried it out. It’s great!
EXP430FR5739 operates in four modes, and the specific modes can be used in combination with S1 and S2. Mode 1: Press S1 once after power-on, and then press S2 to enter the FRAM high-speed write speed ...
guan5232 Microcontroller MCU
Multifunctional debugging and testing assistant Creative progress post + display panel schematic
Multifunctional debugging test assistant creative progress post + display panel schematic 16*64 LED dot matrix display...
蓝雨夜 Renesas Electronics MCUs
Novice question: Error compiling kernel
First of all, I would like to say hello to all the seniors! I am a newbie who has just come into contact with WINCE. Now I have a problem and hope that the seniors can help me. I added a GPIO driver t...
国强 Embedded System
Power Management Guide
This document describes the Texas Instruments Power Management Guide. For more information, please click the link: [url=http://www.ti.com.cn/lsds/ti_zh/analog/powermanagement/power_portal.page]http://...
德州仪器 Analogue and Mixed Signal
Question: Hardware implementation of sorting algorithm?
I would like to ask if anyone has implemented a sorting algorithm (any kind will do) using FPGA. What is the basic hardware design idea? Thanks for your advice!...
dchen06 FPGA/CPLD
A set of idle FL OK-2440-3 development boards
There are a lot of Feiling board materials, which are very good for learning and development. I now have an idle Feiling 2440 development board, which I rarely use after buying it. The functions are n...
luo12180127 Buy&Sell

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 604  1499  135  2685  2231  13  31  3  55  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号