222286114222 datasheet, PDF - EEWORLD Datasheet

222286114222: DescriptionCeramic Capacitor, Multilayer, Ceramic, 50V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.0022uF, Surface Mount, 0805, CHIP; CategoryPassive components capacitor; File Size277KB，18 Pages; ManufacturerYAGEO; Websitehttp://www.yageo.com/; Environmental Compliance

Download Datasheet Parametric View All

222286114222 Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.0022uF, Surface Mount, 0805, CHIP

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	YAGEO
package instruction	, 0805
Reach Compliance Code	compli
ECCN code	EAR99
capacitance	0.0022 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.25 mm
JESD-609 code	e3
length	2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	2%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, BLISTER, 7 INCH
positive tolerance	2%
Rated (DC) voltage (URdc)	50 V
size code	0805
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrie
Terminal shape	WRAPAROUND
width	1.25 mm
Base Number Matches	1

DATA SHEET

SURFACE-MOUNT CERAMIC

MULTILAYER CAPACITORS

Class 1, NP0

50 V

500 V

Product Specification – Jul 06, 2004 V.10

Some questions about DSP's EMIFA: I encountered the following problem when doing the EMIFA experiment of DSP. The external memory of DSP6748 is connected to CS2. The default address is 0x60000000, but I have a different address in the...; tmmdh FPGA/CPLD

Newbie asking for advice~,~: I bought an MSP430F149 and wanted to make a capacitive touch panel by myself... But I didn't make it. I couldn't understand the library file provided by TI. I will figure it out slowly when I have tim...; plan041 Microcontroller MCU

APB interface and RTC simulation, the program module already exists, and it is necessary to write a test program to configure the interface and use modelsim simulation (graduation project): The program is too long and has many interfaces. The source code is at [url=http://blog.eeworld.net/alpha0420/archive/2008/05/14/2444863.aspx]http://blog.eeworld.net/alpha0420/archive/2008/05/14/24448...; pdh716 Embedded System

Tektronix still makes cutting-edge chips?: Recently, I attended the Spring Innovation Forum of Tektronix. Tektronix experts introduced their latest and highest performance arbitrary waveform generator AWG70000 (maximum sampling rate of 50 GS/s...; 王府井的青蛙 Integrated technical exchanges

CCS configures include path and lib path: 1. Right-click the project name and select Properties. (Or left-click the project and press Alt+Enter)2. Select Build-C6000 Compiler-Include Options and select the corresponding header file directoryN...; Aguilera DSP and ARM Processors

　About the precise positioning of multiple stars in one pot: About the precise positioning of multiple stars in one pot...; fighting Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components