EEWORLDEEWORLDEEWORLD

Part Number

Search

Q62702-S385

Description
SIPMOS Small-Signal Transistor (N channel Enhancement mode Logic Level)
File Size74KB,7 Pages
ManufacturerSIEMENS
Websitehttp://www.infineon.com/
Download Datasheet Compare View All

Q62702-S385 Overview

SIPMOS Small-Signal Transistor (N channel Enhancement mode Logic Level)

BSS 89
SIPMOS
®
Small-Signal Transistor
• N channel
• Enhancement mode
• Logic Level
• V
GS(th)
= 0.8...2.0V
Pin 1
G
Type
BSS 89
Type
BSS 89
BSS 89
BSS 89
Pin 2
D
Marking
SS89
Pin 3
S
V
DS
240 V
I
D
0.3 A
R
DS(on)
6
Package
TO-92
Ordering Code
Q62702-S519
Q62702-S619
Q62702-S385
Tape and Reel Information
E6288
E6296
E6325
Maximum Ratings
Parameter
Drain source voltage
Drain-gate voltage
Symbol
Values
240
240
Unit
V
V
DS
V
DGR
R
GS
= 20 kΩ
Gate source voltage
Gate-source peak voltage,aperiodic
Continuous drain current
V
GS
V
gs
I
D
±
14
±
20
A
0.3
T
A
= 25 °C
DC drain current, pulsed
I
Dpuls
1.2
T
A
= 25 °C
Power dissipation
P
tot
1
W
T
A
= 25 °C
Semiconductor Group
1
12/05/1997

Q62702-S385 Related Products

Q62702-S385 BSS89 Q62702-S519 Q62702-S619
Description SIPMOS Small-Signal Transistor (N channel Enhancement mode Logic Level) SIPMOS Small-Signal Transistor (N channel Enhancement mode Logic Level) SIPMOS Small-Signal Transistor (N channel Enhancement mode Logic Level) SIPMOS Small-Signal Transistor (N channel Enhancement mode Logic Level)
Introduction to FPGA design process and design considerations
Welcome to join the FPGA technology group: 63296979...
lpeng00007 FPGA/CPLD
Development of teaching equipment experiment box based on FPGA
[font=宋体][b]FPGA core board development and use manual, everyone discusses technology with each other[/b][/font] [[i] This post was last edited by yifan5156 on 2013-7-17 16:52[/i]]...
yifan5156 FPGA/CPLD
National IC Designer Certification Examination FAQs are hot! Haha
http://www.zfa.cn 2005-09-09 China Development Network reported1. What is IC design?Answer: IC design is simply hardware circuit design. Designers propose design ideas based on design requirements, an...
fighting FPGA/CPLD
UCP communication problem on wince
Can a PDA communicate with a PC via UDP via wireless? I wrote a UDP communication program using evc. When I send messages to myself on the PDA, it can be received, but when I send messages to the PC, ...
dule Embedded System
The time when the serial port sends data
Use 430 serial port to send data to the servo. We have a working cycle of 20ms. We send 11 bytes of data to the servo. The baud rate is 9600. Then the data transmission time = 11*8/9600 = 9.17ms. The ...
menghubei Microcontroller MCU
I would like to share a list of embedded Linux development books for everyone
Since embedded Linux development is a cross-industry and also a high-threshold industry, it covers the application of many technical fields such as microelectronics technology, electronic information ...
欧阳生 Robotics Development

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 505  347  1460  2429  926  11  7  30  49  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号