EEWORLDEEWORLDEEWORLD

Part Number

Search

28C256TRPFE-15

Description
EEPROM, 32KX8, 150ns, Parallel, CMOS, DFP-28
Categorystorage    storage   
File Size196KB,14 Pages
ManufacturerMaxwell Technologies Inc.
Download Datasheet Parametric View All

28C256TRPFE-15 Overview

EEPROM, 32KX8, 150ns, Parallel, CMOS, DFP-28

28C256TRPFE-15 Parametric

Parameter NameAttribute value
MakerMaxwell Technologies Inc.
Parts packaging codeDFP
package instructionDFP, FL28,.4
Contacts28
Reach Compliance Codeunknow
ECCN code3A001.A.2.C
Maximum access time150 ns
command user interfaceNO
Data pollingYES
Durability10000 Write/Erase Cycles
JESD-30 codeR-XDFP-F28
length18.288 mm
memory density262144 bi
Memory IC TypeEEPROM
memory width8
Number of functions1
Number of terminals28
word count32768 words
character code32000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize32KX8
Package body materialUNSPECIFIED
encapsulated codeDFP
Encapsulate equivalent codeFL28,.4
Package shapeRECTANGULAR
Package formFLATPACK
page size64 words
Parallel/SerialPARALLEL
power supply5 V
Programming voltage5 V
Certification statusNot Qualified
Maximum seat height4.8006 mm
Maximum standby current0.00002 A
Maximum slew rate0.05 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
switch bitNO
total dose100k Rad(Si) V
width10.414 mm
Maximum write cycle time (tWC)10 ms
Base Number Matches1
28C256T
256K EEPROM (32K x 8-Bit)
EEPROM
V
CC
GND
DATA INPUTS/OUTPUTS
I/O0 - I/O7
OE
WE
CE
OE, CE, and WE
LOGIC
DATA LATCH
INPUT/OUTPUT
BUFFERS
Y-GATING
CELL MATRIX
Y DECODER
ADDRESS
INPUTS
X DECODER
IDENTIFICATION
Logic Diagram
Memory
F
EATURES
:
• R
AD
-P
AK
® radiation-hardened against natural space radia-
tion
• Total dose hardness:
- > 100 Krad (Si), dependent upon space mission
• Excellent Single Event Effects:
- SEL
TH
LET: > 120 MeV/mg/cm
2
- SEU
TH
LET (read mode): > 90 MeV/mg/cm
2
- SEU
TH
LET (write mode): > 18 MeV/mg/cm
2
• Package:
- 28 pin R
AD
-P
AK
® flat pack
- 28 pin R
AD
-P
AK
® DIP
- JEDEC approved byte wide pinout
• High Speed:
- 120, 150 ns maximum access times available
• High endurance:
- 10,000 erase/write (in Page Mode), 10-year data
retention
• Page Write Mode:
- 1 to 64 bytes
• Low power dissipation:
- 15 mA active current (cycle = 1 µ s)
- 20 µ A standby current (CE = V
CC
)
D
ESCRIPTION
:
Maxwell Technologies’ 28C256T high density 256k-bit
EEPROM microcircuit features a greater than 100 krad (Si)
total dose tolerance, depending upon space mission. The
28C256T is capable of in-system electrical byte and page pro-
grammability. It has a 64-Byte page programming function to
make its erase and write operations faster. It also features
data polling to indicate the completion of erase and program-
ming operations.
Maxwell Technologies' patented R
AD
-P
AK
® packaging technol-
ogy incorporates radiation shielding in the microcircuit pack-
age. It eliminates the need for box shielding while providing
the required radiation shielding for a lifetime in orbit or space
mission. In a GEO orbit, R
AD
-P
AK
provides greater than 100
krad (Si) radiation dose tolerance. This product is available
with screening up to Class S.
02.18.02 Rev 5
All data sheets are subject to change without notice
1
(858) 503-3300 - Fax: (858) 503-3301- www.maxwell.com
©2001 Maxwell Technologies
All rights reserved.
How to write a Camera application based on DirectShow technology under WINCE60? Just like the camera application made on PC through DirectShow technology, it can browse and take pictures
How to write a Camera application based on DirectShow technology under WINCE60? Just like the camera application made on PC through DirectShow technology, it can browse and take pictures....
5151515151 Embedded System
Arrow Electronics' award-winning live broadcast starts at 10:00 this morning: Intel FPGA Deep Learning Acceleration Technology
Arrow Electronics' award-winning live broadcast starts at 10:00 this morning: Intel FPGA Deep Learning Acceleration TechnologyClick here to enter the live broadcastLive broadcast time: 10:00-11:30 am,...
EEWORLD社区 FPGA/CPLD
What are the development software of Xilinx?
Dear experts, I would like to ask, what are the software for developing Xilinx? Do they have commands to keep the specified reg from being optimized? ?...
eeleader FPGA/CPLD
Schematic diagram - How does this circuit achieve the self-locking function of the switch?
[i=s]This post was last edited by Plakatu on 2022-3-4 09:08[/i]The circuit is as shown above. Note: The switch is a touch switch and has no self-locking function. *************************************...
普拉卡图 Analog electronics
Power group matching table
[i=s] This post was last edited by dontium on 2015-1-23 13:24 [/i] Resistance matching table...
linming123 Analogue and Mixed Signal
Italian system, garbled characters
Italian system, garbled characters. It should be that the characters are not supported. How can I add supported characters on PB?...
fdds Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 456  843  1655  359  2127  10  17  34  8  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号