M7A3PE3000-2PQ208I datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> M7A3PE3000-2PQ208I

M7A3PE3000-2PQ208I: DescriptionField Programmable Gate Array, 3000000 Gates, 75264-Cell, CMOS, PQFP208, 0.50 MM PITCH, PLASTIC, QFP-208; CategoryProgrammable logic devices Programmable logic; File Size3MB，186 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric View All

M7A3PE3000-2PQ208I Overview

Field Programmable Gate Array, 3000000 Gates, 75264-Cell, CMOS, PQFP208, 0.50 MM PITCH, PLASTIC, QFP-208

M7A3PE3000-2PQ208I Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Microsemi
package instruction	0.50 MM PITCH, PLASTIC, QFP-208
Reach Compliance Code	unknown
JESD-30 code	S-PQFP-G208
JESD-609 code	e0
length	28 mm
Humidity sensitivity level	3
Equivalent number of gates	3000000
Number of entries	147
Number of logical units	75264
Output times	147
Number of terminals	208
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	3000000 GATES
Package body material	PLASTIC/EPOXY
encapsulated code	FQFP
Encapsulate equivalent code	QFP208,1.2SQ,20
Package shape	SQUARE
Package form	FLATPACK, FINE PITCH
Peak Reflow Temperature (Celsius)	225
power supply	1.5/3.3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	4.1 mm
Maximum supply voltage	1.575 V
Minimum supply voltage	1.425 V
Nominal supply voltage	1.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	28 mm
Base Number Matches	1

Preview

Download Datasheet

View All

v2.0

ProASIC

3E Flash Family FPGAs

with Optional Soft ARM

Support

Features and Benefits

High Capacity

•

600 k to 3 Million System Gates

108 to 504 kbits of True Dual-Port SRAM

Up to 616 User I/Os

130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS

Process

Live at Power-Up (LAPU) Level 0 Support

Single-Chip Solution

Retains Programmed Design when Powered Off

1 kbit of FlashROM with Synchronous Interfacing

350 MHz System Performance

3.3 V, 66 MHz 64-Bit PCI

Secure ISP Using On-Chip 128-Bit Advanced Encryption

Standard (AES) Decryption via JTAG (IEEE 1532–

compliant)

FlashLock

to Secure FPGA Contents

Core Voltage for Low Power

Support for 1.5-V-Only Systems

Low-Impedance Flash Switches

Segmented, Hierarchical Routing and Clock Structure

Ultra-Fast Local and Long-Line Network

Enhanced High-Speed, Very-Long-Line Network

High-Performance, Low-Skew Global Network

Architecture Supports Ultra-High Utilization

Pro (Professional) I/O

•

700 Mbps DDR, LVDS-Capable I/Os

1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation

Bank-Selectable I/O Voltages—Up to 8 Banks per Chip

Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /

2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X,

and

LVCMOS 2.5 V / 5.0 V Input

Differential I/O Standards: LVPECL, LVDS, BLVDS, and

M-LVDS

Voltage-Referenced I/O Standards: GTL+ 2.5 V / 3.3 V,

GTL 2.5 V / 3.3 V, HSTL Class I and II, SSTL2 Class I and II,

SSTL3 Class I and II

I/O Registers on Input, Output, and Enable Paths

Hot-Swappable and Cold Sparing I/Os

Programmable Output Slew Rate and Drive Strength

Programmable Input Delay

Schmitt Trigger Option on Single-Ended Inputs

Weak Pull-Up/Down

IEEE 1149.1 (JTAG) Boundary Scan Test

Pin-Compatible Packages Across the ProASIC3E Family

Six CCC Blocks, Each with an Integrated PLL

Configurable Phase-Shift, Multiply/Divide, Delay

Capabilities and External Feedback, Multiply/Divide,

Delay Capabilities, and External Feedback

Wide Input Frequency Range (1.5 MHz to 200 MHz)

CoreMP7Sd (with debug) and CoreMP7S (without debug

Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2,

×4, ×9, and ×18 Organizations Available)

True Dual-Port SRAM (except ×18)

24 SRAM and FIFO Configurations with Synchronous

Operation up to 350 MHz

CoreMP7Sd (with debug) and CoreMP7S (without

debug)

Reprogrammable Flash Technology

On-Chip User Nonvolatile Memory

High Performance

In-System Programming (ISP) and Security

Clock Conditioning Circuit (CCC) and PLL

Low Power

SRAMs and FIFOs

High-Performance Routing Hierarchy

Soft ARM7™ Core Support in M7 ProASIC3E Devices

•

Table 1 •

ProASIC3E Product Family

A3PE600

M7A3PE600

600 k

13,824

108

Yes

270

PQ208

FG256, FG484

A3PE1500

M7A3PE1500

1.5 M

38,400

270

Yes

444

PQ208

FG484, FG676

A3PE3000

M7A3PE3000

75,264

504

112

Yes

616

PQ208

FG484, FG896

ProASIC3E Devices

ARM-Enabled ProASIC3E Devices

System Gates

VersaTiles (D-flip-flops)

RAM kbits (1,024 bits)

4,608-Bit Blocks

FlashROM Bits

Secure (AES) ISP

CCCs with Integrated PLLs

VersaNet Globals

I/O Banks

Maximum User I/Os

Package Pins

PQFP

FBGA

Notes:

Refer to the

CoreMP7

datasheet for more information.

The PQ208 package has six CCCs and two PLLs.

Six chip (main) and three quadrant global networks are available.

For devices supporting lower densities, refer to the

ProASIC3 Flash FPGAs

datasheet.

April 2007

See the Actel website for the latest version of the datasheet.

ProASIC3E Flash Family FPGAs

Table of Contents

Introduction and Overview

General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1

Related Documents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-6

Device Architecture

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1

Device Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2

Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-51

Software Tools . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-53

Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-53

Security . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-53

ISP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-54

DC and Switching Characteristics

General Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1

Calculating Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-5

User I/O Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-11

VersaTile Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-60

Global Resource Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-64

Embedded SRAM and FIFO Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-67

Embedded FlashROM Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-79

JTAG 1532 Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-80

Package Pin Assignments

208-Pin PQFP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-1

256-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-8

484-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-12

676-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-23

896-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-31

Datasheet Information

List of Changes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-1

Datasheet Categories . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-5

Export Administration Regulations (EAR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-5

v2.0

Recommended Resources

Audio power amplifier circuit using TDA8563Q chip

Improved multivibrator circuitb

Practical transistor inverter power supply circuit

Practical electronic code lock circuit

555 multi-function home appliance socket circuit (2)

0.1, 1, 10, 100, 1000Hz sine wave square wave and triangle wave oscillator

[Environmental Experts on Smart Watches] Part 2: ON Semiconductor IDE Environment Construction: 1. Introduction Before setting up the environment, I read some other people's posts and learned that the Keil that I often use cannot download programs, and I am not familiar with IAR. I can only use ...; PowerWorld onsemi and Avnet IoT Innovation Design Competition

TMS320F28384D - Functional Block Diagram: TMS320F28384D - Functional Block DiagramTMS320F28384D Pre-release 32-bit MCU with Connection Manager, 2 C28x+CLA CPUs, 1.5MB Flash, FPU64, EthernetC2000 32-bit microcontrollers are optimized for proce...; Jacktang DSP and ARM Processors

Please help me find the program to eliminate the key shaking! Thank you: Introduction: 1*10 buttons. Pressing any one of them will generate a 100ms long control level. No matter it is high or low, it is only used as the duration control of the next level. I use it to contr...; lixinsir FPGA/CPLD

How to calculate after using ADC12 to detect voltage?: [i=s] This post was last edited by dontium on 2015-1-23 11:35 [/i] Using P6.7 to detect the voltage division of 100k and 10k, how to calculate the output of the real voltage value!ADC12 uses an intern...; victor556 Analogue and Mixed Signal

There is a lot of interference when debugging 28335AD: When debugging the AD of 28335 recently, I found that the AD channel was subject to very large interference, and the resulting data modulation amplitude was more than 50. I would like to ask how to re...; lfaitq Microcontroller MCU

Can you recommend a TCP paper book or e-book?: I want to do TCP/IP communication. The development board is 44B0+RTL8019. The function is to send/receive PC data or access the hard disk mounted on 44B0 by PC in FTP mode. I found a few e-books. They...; lvdong417 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components