EEWORLDEEWORLDEEWORLD

Part Number

Search

Q36.0-JXS21P4-16-25/100-T2-FU-HMR-LF

Description
Parallel - Fundamental Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size274KB,2 Pages
ManufacturerJauch
Websitehttp://www.jauchusa.com/
Environmental Compliance
Download Datasheet Parametric View All

Q36.0-JXS21P4-16-25/100-T2-FU-HMR-LF Overview

Parallel - Fundamental Quartz Crystal,

Q36.0-JXS21P4-16-25/100-T2-FU-HMR-LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7251040650
package instructionSMD, 4 PIN
Reach Compliance Codecompliant
Country Of OriginTaiwan
YTEOL7.35
Other featuresAT-CUT; TR, 7 INCH
Ageing3 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level10 µW
frequency stability0.01%
frequency tolerance25 ppm
JESD-609 codee4
load capacitance16 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency36 MHz
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
physical sizeL2.0XB1.6XH0.55 (mm)/L0.079XB0.063XH0.022 (inch)
Series resistance40 Ω
surface mountYES
Terminal surfaceNickel/Gold (Ni/Au)
Quartz
SMD Crystal ·
63
Automotive
Crystal • JXE
JXS21P4
4 Pad Version
·
2.0 x 1.6 mm
actual size
n
n
n
n
seam sealed ceramic/metal package
all versions are AEC-Q200 qualified
HMR version with extended shock & vibration immunity
reflow soldering temperature: 260 °C max.
2011/65/EC
RoHS compliant
Pb free: pins / pads
RoHS
General Data
type
frequency range
frequency tolerance at 25 °C
load capacitance C
L
shunt capacitance C
o
storage temperature
shock resistance
drive level max.
aging
JXS21P4
16.0 ~ 40.0 MHz
(fund. AT-cut)
± 10 ppm, ± 20 ppm, ± 30 ppm
8 pF / 10 pF / 12 pF standard (option: 6 pF ~ 16 pF / series)
< 5 pF
-40 °C ~ +125 °C (T2, T3) / -40 °C ~ +85 °C (T1)
> 100 g
100 µW
< ± 3 ppm first year
ESR (series resistance Rs)
frequency
in MHz
16.0 ~ 19.999
20.0 ~ 29.999
30.0 ~ 35.999
36.0 ~ 40.000
(half sine pulse, 6.0 ms)*
(10 µW recommended)
(< ± 1 ppm for tol. ± 10 ppm)
vibration
mode
fund. - AT
fund. - AT
fund. - AT
fund. - AT
ESR max.
in Ω
150
100
80
60
ESR typ.
in Ω
120
70
50
40
* optional HMR version: 3000G / half sine pulse / 0.3 ms
Frequency Stability vs. Temperature
± 15 ppm
-20 °C ~ +70 °C
-40 °C ~ +85 °C
-40 °C ~ +105 °C
-40 °C ~ +125 °C
O
available
D
ask if available
T1
T2
T3
D
D
± 20 ppm
D
O
± 25 ppm
O
O
D
± 30 ppm
D
O
O
± 50 ppm
D
O
O
D
± 100 ppm
D
O
O
O
Marking
frequency with load capacitance code
company code / date code / internal code
date code:
example:
Jan.
A
July
G
Febr.
B
Aug.
H
year/month
6A = 2016 January
Mar.
C
Sept.
J
Apr.
D
Oct.
K
May
E
Nov.
L
June
F
Dec.
M
Dimensions
2.0
±0.1
#4
0.55 max.
#3
1.6
±0.1
#3
0.47
±0.05
0.64
±0.05
#4
0.50
±0.05
#4
#3
1.1
±0.1
0.8
±0.1
1.4
±0.1
pad layout
in mm
0.9
±0.1
#1
#2
#2
±0.05
0.60
side view
#1
#2
#1
#2 - #4: connected to lid,
preferably connect to GND
crystal connection
top view
bottom view
Order Information
Q
Quartz
frequency
type
load capacitance
stability at
25 °C
10 =
20 =
25 =
50 =
100 =
± 10 ppm
± 20 ppm
± 25 ppm
± 50 ppm
± 100 ppm
stability vs.
temp. range
see table
option 1
option 2
16.0 ~ 40.0 MHz
JXS21P4
8/10/12 pF std.
6 pF ~ 16pF
S for series
blank = -20 °C ~ +70 °C AEC = AEC-Q200 qualified
T1 = -40 °C ~ +85 °C HMR = high mechanical reliability
T2 = -40 °C ~ +105 °C
(3000g/half sine wave/0.3ms)
T3 = -40 °C ~ +125 °C
FU = for fundamental
frequencies
20 MHz
Example: Q 26.0-JXS21P4-12-30/50-T2-FU-LF
(Suffix LF = RoHS compliant / Pb free pads)
Jauch Quartz GmbH
e-mail: info@jauch.de
full data can be found under: www.jauch.de / www.jauch.co.uk / www.jauch.fr / www.jauchusa.com
All specifications are subject to change without notice
140916
Provide IC performance analysis and testing
China Electronic Component Center CECC Laboratory, referred to as CECC Laboratory (CECC Lab), is a global third-party component testing organization, a national key training laboratory, a member of th...
cecclab Test/Measurement
I use PWM. Why can't I use timer interrupt?
Using PWM0, PWM1, using timer 2 interrupt. Urgent help...
zwj123zwj Microcontroller MCU
[C/C++] [Efficient C language] (VIII) - Efficient C language programming based on ARM
Improving execution speed and reducing code size are key requirements for embedded software design. ARM processors are widely used in various successful 32-bit embedded systems with their advantages o...
小煜 Programming Basics
[Rawpixel RVB2601 Development Board Trial Experience] Part 2: Recording and Playback
1. Introduction The official provides recording and playback routines. Now let's go through its process. In fact, it's pretty good if you are used to CDK. 2. Testing First, find the routine. I will un...
PowerWorld XuanTie RISC-V Activity Zone
WLAN Parameters Explanation
Unicast Frame, Multicast Frame, Frame Errors, Frame Retries, All Unicast Bytes, All Multicast Bytes Transmit Rate kb/s (TX Through), Receive Rate kb/s (RX Through) Successfully sent unicast frames (Tx...
banana RF/Wirelessly
Are FPGAs/CPLDs considered microprocessors?
If we follow the concept of microprocessors, do FPGA and CPLD not belong to the category of microprocessors?...
open82977352 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1834  2887  2562  261  2136  37  59  52  6  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号