EEWORLDEEWORLDEEWORLD

Part Number

Search

PSD913G3-70J

Description
256K X 8 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP52
Categorysemiconductor    The embedded processor and controller   
File Size375KB,94 Pages
ManufacturerSTMicroelectronics
Websitehttp://www.st.com/
Download Datasheet Parametric View All

PSD913G3-70J Overview

256K X 8 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP52

PSD913G3-70J Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals52
Maximum operating temperature70 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage3.6 V
Minimum supply/operating voltage3 V
Rated supply voltage3.3 V
Number of input and output buses27
Processing package descriptionPlastic, Quad Flat Package-52
stateDISCONTINUED
packaging shapeSQUARE
Package SizeFLATPACK
surface mountYes
Terminal formGULL WING
Terminal spacing0.6500 mm
terminal coatingtin lead
Terminal locationFour
Packaging MaterialsPlastic/Epoxy
Temperature levelCOMMERCIAL
Microprocessor typeUniversal PIA
Number of ports3
PSD913F2
PSD934F2 PSD954F2
Flash In-System Programmable (ISP) Peripherals
For 8-bit MCUs
PRELIMINARY DATA
FEATURES SUMMARY
s
Single Supply Voltage:
– 5 V±10% for PSD9xxF2
– 3.3 V±10% for PSD9xxF2-V
s
Figure 1. Packages
Up to 2Mbit of Primary Flash Memory (8 uniform
sectors)
256Kbit Secondary Flash Memory (4 uniform
sectors)
Up to 256Kbit SRAM
Over 2,000 Gates of PLD: DPLD
27 Reconfigurable I/O ports
Enhanced JTAG Serial Port
Programmable power management
High Endurance:
– 100,000 Erase/Write Cycles of Flash Memory
– 1,000 Erase/Write Cycles of PLD
PQFP52 (T)
s
s
s
s
s
s
s
PLCC52 (K)
January 2002
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
1/3
PWM rectifier working mode problem
[Ask if you don't understand] In the following figure, both the single-phase full-bridge PWM rectifier in Figure b and Figure c are in the same switching mode. Figure b is easy to understand, the AC v...
shaorc Power technology
Choose VHDL or Verilog HDL
Hardware Description Language HDL (Hardware Describe Language) HDL Overview With the development of EDA technology, it has become a trend to design PLD/FPGA using hardware language. The most important...
1234 FPGA/CPLD
Three pictures to understand 2-DOF PID control
2-DOF PID control is a control technology used in some advanced control algorithm temperature controllers. This post discusses 2-DOF PID control in the form of pictures and text. In the previous PID c...
zidonghua01 Industrial Control Electronics
Serial communication
Dear all-powerful masters, please help me find out why the serial port echo does not work. The baud rate is set, //9600 low frequency mode #include // Function declaration before use void UART_init_po...
HI唐辉 Electronics Design Contest
After the SD card is awakened from sleep mode, the drive letter is gone and it cannot be displayed even if you plug it in and out again.
The platform is pxa270+wince 6.0. When it is in sleep mode and wakes up again, the drive letter of the SD card is lost. It cannot be displayed even if it is plugged in and out again. According to the ...
lxd1227 Embedded System
Ask about ADC12 internal clock
Is the internal clock frequency of ADC12 5MH? Does this internal clock work in low power state? At which low power level does it work, LPM0, LPM1, or LPM2?Thank you...
tryone Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1696  1079  400  2767  1307  35  22  9  56  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号