EEWORLDEEWORLDEEWORLD

Part Number

Search

A54SX72A-1FG256I

Description
fpga - field programmable gate array 72k system gates
CategoryProgrammable logic devices    Programmable logic   
File Size794KB,108 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Download Datasheet Parametric View All

A54SX72A-1FG256I Online Shopping

Suppliers Part Number Price MOQ In stock  
A54SX72A-1FG256I - - View Buy Now

A54SX72A-1FG256I Overview

fpga - field programmable gate array 72k system gates

A54SX72A-1FG256I Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerActel
package instruction1 MM PITCH, FBGA-256
Reach Compliance Codecompliant
Other features72000 TYPICAL GATES AVAILABLE
maximum clock frequency250 MHz
Combined latency of CLB-Max1.3 ns
JESD-30 codeS-PBGA-B256
JESD-609 codee0
length17 mm
Humidity sensitivity level3
Configurable number of logic blocks6036
Equivalent number of gates108000
Number of entries203
Number of logical units6036
Output times203
Number of terminals256
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize6036 CLBS, 108000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA256,16X16,40
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)225
power supply2.5,3.3/5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1.97 mm
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width17 mm
v5.3
SX-A Family FPGAs
u e
Leading-Edge Performance
250 MHz System Performance
350 MHz Internal Performance
Specifications
12,000 to 108,000 Available System Gates
Up to 360 User-Programmable I/O Pins
Up to 2,012 Dedicated Flip-Flops
0.22
μ
/ 0.25
μ
CMOS Process Technology
Features
Hot-Swap Compliant I/Os
Power-Up/Down Friendly (No Sequencing Required
for Supply Voltages)
66 MHz PCI Compliant
Nonvolatile, Single-Chip Solution
Configurable I/O Support for 3.3 V / 5 V PCI, 5 V
TTL, 3.3 V LVTTL, 2.5 V LVCMOS2
2.5 V, 3.3 V, and 5 V Mixed-Voltage Operation with
5 V Input Tolerance and 5 V Drive Strength
Devices Support Multiple Temperature Grades
Configurable Weak-Resistor Pull-Up or Pull-Down
for I/O at Power-Up
Individual Output Slew Rate Control
Up to 100% Resource Utilization and 100% Pin
Locking
Deterministic, User-Controllable Timing
Unique In-System Diagnostic and Verification
Capability with Silicon Explorer II
Boundary-Scan Testing in Compliance with IEEE
Standard 1149.1 (JTAG)
Actel Secure Programming Technology with
FuseLock™ Prevents Reverse Engineering and
Design Theft
Table 1 •
SX-A Product Profile
Device
Capacity
Typical Gates
System Gates
Logic Modules
Combinatorial Cells
Dedicated Flip-Flops
Maximum Flip-Flops
Maximum User I/Os
Global Clocks
Quadrant Clocks
Boundary Scan Testing
3.3 V / 5 V PCI
Input Set-Up (External)
Speed Grades
2
Temperature Grades
Package (by pin count)
PQFP
TQFP
PBGA
FBGA
CQFP
Notes:
1. A maximum of 512 registers is possible if all 512 C cells are used to build an additional 256 registers.
2. All –3 speed grades have been discontinued.
A54SX08A
8,000
12,000
768
512
256
512
1
130
3
0
Yes
Yes
0 ns
–F, Std, –1, –2
C, I, A, M
208
100, 144
144
A54SX16A
16,000
24,000
1,452
924
528
990
180
3
0
Yes
Yes
0 ns
–F, Std, –1, –2, –3
C, I, A, M
208
100, 144
144, 256
A54SX32A
32,000
48,000
2,880
1,800
1,080
1,980
249
3
0
Yes
Yes
0 ns
–F, Std, –1, –2, –3
C, I, A, M
208
100, 144, 176
329
144, 256, 484
208, 256
A54SX72A
72,000
108,000
6,036
4,024
2,012
4,024
360
3
4
Yes
Yes
0 ns
–F, Std, –1, –2, –3
C, I, A, M
208
256, 484
208, 256
February 2007
© 2007 Actel Corporation
i
See the Actel website for the latest version of the datasheet.
A novice asks a question: How to use an oscilloscope to check whether the 485 communication is normal
Dear seniors, I would like to ask how to use an oscilloscope to check whether the 485 communication is normal. Thank you....
navigat Test/Measurement
Please tell me about GPIO speed
Hello everyone, I recently used the GPIO port to transmit data and found that the ARM gpio speed seems to be very slow. Is there any way to increase its clock speed? ? ?...
cearmce Embedded System
Freescale i.MX series processors create new smart cars
[i=s]This post was last edited by dontium on 2015-1-23 12:41[/i] Over the past 100 years, cars have evolved from a means of transportation to a continuation of living and entertainment space. As cars ...
上海皇华 Analogue and Mixed Signal
PPPoE dial-up problem under WinCE 6.0
I am currently developing industry application software on the CE6 of the ARM11 board, which involves the PPPoE dial-up process based on Wifi (GSPI8686). I found that I could not dial up no matter wha...
lgqfcg Embedded System
Can a thread be created in a driver?
Can threads be created in a driver? Can user threads be created by linking a driver to a win32 program?...
lyb358 Embedded System
Analysis of cosmic ray damage to automotive electronic systems
Imagine this: You're driving down the highway at 75 miles per hour, listening to Steve Miller's Greatest Hits in your 2006 new car. Suddenly, the engine management system or stability control system f...
frozenviolet Automotive Electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 614  474  534  1144  2466  13  10  11  24  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号