EEWORLDEEWORLDEEWORLD

Part Number

Search

HI-8582

Description
arinc 429 system ON A chip
File Size417KB,15 Pages
ManufacturerHolt Integrated Circuits
Websitehttp://www.holtic.com/
Download Datasheet View All

HI-8582 Overview

arinc 429 system ON A chip

HI-8582, HI-8583
June 2001
ARINC 429 System on a Chip
FEATURES
!
ARINC specification 429 compatible
!
Dual receiver and transmitter interface
!
Analog line driver and receivers connect
directly to ARINC bus
!
Programmable label recognition
!
On-chip 16 label memory for each receiver
!
32 x 32 FIFOs each receiver and transmitter
!
Independent data rate selection for
transmitter and each receiver
!
Status register
!
Data scramble control
!
32nd transmit bit can be data or parity
!
Self test mode
!
Low power
!
Industrial & full military temperature ranges
GENERAL DESCRIPTION
The HI-8582 from Holt Integrated Circuits is a silicon gate
CMOS device for interfacing a 16-bit parallel data bus
directly to the ARINC 429 serial bus. The HI-8582 design
offers many enhancements to the industry standard HI-
8282 architecture. The device provides two receivers each
with label recognition, 32 by 32 FIFO, and analog line
receiver. Up to 16 labels may be programmed for each
receiver. The independent transmitter has a 32 by 32 FIFO
and a built-in line driver. The status of all three FIFOs can
be monitored using the external status pins, or by polling
the HI-8582’s status register. Other new features include a
programmable option of data or parity in the 32nd bit, and
the ability to unscramble the 32 bit word. Also, versions
are available with different values of input resistance and
output resistance to allow users to more easily add external
lightning protection circuitry. The device can be used at
nonstandard data rates when an option pin, NFD, is
invoked.
The 16-bit parallel data bus exchanges the 32-bit ARINC
data word in two steps when either loading the transmitter
or interrogating the receivers. The databus, and all control
signals are CMOS and TTL compatible.
The HI-8582 applies the ARINC protocol to the receivers
and transmitter. Timing is based on a 1 Megahertz clock.
Although the line driver shares a common substrate with
the receivers, the design of the physical isolation does not
allow parasitic crosstalk, and thereby achieves the same
isolation as common hybrid layouts.
PIN CONFIGURATION
(Top View)
APPLICATIONS
!
Avionics data communication
!
Serial to parallel conversion
!
Parallel to serial conversion
FF1 - 1
HF1 - 2
D/R2 - 3
FF2 - 4
HF2 - 5
SEL - 6
EN1 - 7
EN2 - 8
BD15 - 9
BD14 - 10
BD13 - 11
BD12 - 12
BD11 - 13
HI-8582PQI
&
HI-8582PQT
39 - N/C
38 - CWSTR
37 - ENTX
36 - V+
35 - TXBOUT
34 - TXAOUT
33 - V-
32 - FFT
31 - HFT
30 - TX/R
29 - PL2
28 - PL1
27 - BD00
52 - Pin Plastic Quad Flat Pack (PQFP)
(See page 14 for additional pin configuration)
(DS8582 Rev. H)
HOLT INTEGRATED CIRCUITS
1
06/01
0 ohm resistor or ferrite bead to isolate digital ground and analog ground?
The reason for dividing into digital ground and analog ground Since digital signals are generally rectangular waves with a large number of harmonics, if the digital ground and analog ground in the cir...
Jacktang Analogue and Mixed Signal
How to use MSP430 to make a digital clock?
I don't use a clock chip. I use a digital tube. The problem I encounter is that when the digit is carried from a low position to a high position, how can I keep the high-bit digit from being destroyed...
chuzhitian Microcontroller MCU
Problems that are easily overlooked during the maintenance of medical X-ray television systems
Problems that are easily overlooked during the maintenance of medical X-ray television systems...
voyage620 Mobile and portable
NandFlash MDD+PDD driver
Now we use 8g08 nand. The previous FMD+FAL driver is not usable and is very unstable. We use the driver written by the agent before, but there are also problems, but the probability is smaller. I see ...
saqi99 Embedded System
Sampling Issues with LTC2325-16
[i=s]This post was last edited by Jingfengzi on 2021-3-25 14:20[/i]The FPGA chip model I am using now is EP4CE15F17C8, and the FPGA input clock frequency is 50 MHz. According to the official routine, ...
静风子 FPGA/CPLD
MCU bit number problem
For example, mcs-51 is an 8-bit microcontroller series. What does 8-bit refer to here, and what does mcs-51 refer to?...
hopely Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1952  1314  537  2112  1464  40  27  11  43  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号