EEWORLDEEWORLDEEWORLD

Part Number

Search

ABL-24.0000MHZ-10-A-2-Q15-TRAY

Description
Parallel - Fundamental Quartz Crystal, 24MHz Nom, HC/49US, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size1MB,3 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ABL-24.0000MHZ-10-A-2-Q15-TRAY Overview

Parallel - Fundamental Quartz Crystal, 24MHz Nom, HC/49US, 2 PIN

ABL-24.0000MHZ-10-A-2-Q15-TRAY Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1545857315
package instructionHC/49US, 2 PIN
Reach Compliance Codecompliant
Country Of OriginMainland China
YTEOL6.25
Other featuresAT CUT; TRAY
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.005%
frequency tolerance20 ppm
JESD-609 codee3
load capacitance10 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency24 MHz
Maximum operating temperature60 °C
Minimum operating temperature-10 °C
physical sizeL11.5XB5.0XH3.5 (mm)/L0.453XB0.197XH0.138 (inch)
Series resistance40 Ω
surface mountNO
Terminal surfaceBright Tin (Sn) - annealed
HC/49US (AT49) MICROPROCESSOR CRYSTAL
ABL Series
FEATURES:
• High reliability & Low Cost
• Tight stability & extended temperature
• Proven resistance welded metal package
Pb
RoHS
Compliant
APPLICATIONS:
• Home electronics
• Computers, modems, and communications
• Automotive and industrial
• High-precision TCXO and clock applications
• Microprocessors
11.5 x 5.0 x 3.5 mm
| | | | | | | | | | | | | | |
STANDARD SPECIFICATIONS:
PARAMETERS
ABRACON P/N
Frequency
Operation Mode
ABL Series
3.579545 MHz to 70 MHz
AT cut (Fundamental or 3rd OT) or BT cut (See options)
3.579545MHz - 24.0MHz (Fundamental) (Standard)
24.01 - 70.00MHz (3rd- Overtone) (Standard)
24.01MHz - 50.00MHz (Fund. AT or BT) (See options)
0°C to + 70°C (see options)
- 55°C to + 125°C
± 50 ppm max. (see options)
± 50 ppm max. (see options)
See Table 1
7pF max.
18pF (see options)
1 mW max., 100μW typical
± 5ppm max.
500 M min at 100Vdc ± 15V
1μW to 500μW
Change in frequency (Maximum - Minimum) over DLD range < ±10ppm
Change in ESR (Maximum - Minimum) over DLD range < 25% of Max ESR value
Maximum ESR over DLD range < Max ESR value
Operating Temperature
Storage Temperature
Frequency Tolerance at +25°C
Frequency Stability over the
Operating Temp. (Ref to +25°C)
Equivalent Series Resistance
Shunt Capacitance C
0
Load Capacitance C
L
Drive Level
Aging at 25°C ± 3°C Per Year
Insulation Resistance
Drive level dependency (DLD),
minimum 7 points tested
TABLE 1: ESR
FREQUENCY (MHz)
3.579 - 4.999 (Fund.)
5.000 - 5.999 (Fund.)
6.000 - 7.999 (Fund.)
8.000 - 8.999 (Fund.)
9.000 - 9.999 (Fund.)
10.000 - 15.999 (Fund.)
16.000 - 50.000 (Fund.)
24.01 - 31.999 (3rd O/T)
32.000 - 70.00 (3rd O/T)
ESR ( )
180
120
100
80
60
50
40
100
80
ABRACON IS
ISO 9001 / QS 9000
CERTIFIED
Revised: 12.04.09
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000
|
fax 949-546-8001
| www.abracon.com
Visit www.abracon.com for Terms & Conditions of Sale
How come no one rents development boards?
Why is there no one renting development boards? I have too many boards and I don't want to give them away. I can't play with them for a while. Is it better to rent them out?...
cl17726 Buy&Sell
Driver porting issues
I have recently been studying Zhou Ligong's GPIO driver for the 2440 board. However, this program is based on 5.0, and I am using 6.0. When I download the application to the board, it always prompts t...
myq412 Embedded System
Newbie asks about PB5 simulator
I have just started my career in wince and plan to run an emulator on PB5 for fun. I thought the configuration would be very simple, but I was confused again. The problems are as follows: 1. Compilati...
huanque1 Embedded System
Official notice on the online release of the 2009 national competition questions
[i=s]This post was last edited by paulhyde on 2014-9-15 09:17[/i][table=90%][tr][td][/td][/tr][tr][td][/td][/tr][tr][td][align=center][b][font=华文中宋][size=14pt]Official Notice on the Online Posting of ...
T待鸿 Electronics Design Contest
CPLD and 51 single-chip computer bus interface program
timescale 1ns/1ns module IO_KZ(Data,P27,WR,RD,ALE,CLR,OUTKEY,OUT30,CS,CS1,LEDCS,OC); inout [7:0]Data; input WR; input P27; input RD; input ALE; input CLR; input OC; input [4:0]OUTKEY; output [59:0]OUT...
aimyself FPGA/CPLD
30 practical tips for reducing noise and electromagnetic interference!
[size=4] Electronic devices are becoming more and more sensitive, which requires the devices to have stronger anti-interference capabilities. Therefore, PCB design has become more difficult. How to im...
fish001 Energy Infrastructure?

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1357  2431  2008  2618  2398  28  49  41  53  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号