EEWORLDEEWORLDEEWORLD

Part Number

Search

PLL502-39QCL-R

Description
750kHz - 800MHz Low Phase Noise Multiplier VCXO
File Size254KB,9 Pages
ManufacturerPLL (PhaseLink Corporation)
Download Datasheet View All

PLL502-39QCL-R Overview

750kHz - 800MHz Low Phase Noise Multiplier VCXO

PLL502-35/-37/-38/-39
750kHz – 800MHz Low Phase Noise Multiplier VCXO
Universal Low Phase Noise IC’s
FEATURES
Selectable 750kHz to 800MHz range.
Low phase noise output (@ 10kHz frequency
offset, -142dBc/Hz for 19.44MHz, -125dBc/Hz for
155.52MHz, -115dBc/Hz for 622.08MHz).
CMOS (PLL502-37), PECL (PLL502-35 and
PLL502-38) or LVDS (PLL502-39) output.
12 to 25MHz crystal input.
No external load capacitor or varicap required.
Output Enable selector.
Wide pull range (+/-200 ppm)
Selectable 1/16 to 32x frequency multiplier.
3.3V operation.
Available in 16-Pin (TSSOP or 3x3mm QFN).
PIN CONFIGURATION
(Top View)
VDD
XIN
XOUT
SEL3^
SEL2^
OE
VCON
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SEL0^
SEL1^
GND
CLKC
VDD
CLKT
GND
GND
The PLL502-35 (PECL with inverted OE), PLL502-37
(CMOS), PLL502-38 (PECL), and PLL502-39 (LVDS)
are high performance and low phase noise VCXO IC
chips. They provide phase noise performance as low
as –125dBc at 10kHz offset (at 155MHz), by multi-
plying the input crystal frequency up to 32x. The
wide pull range (+/- 200 ppm) and very low jitter
make them ideal for a wide range of applications,
including SONET/SDH and FEC. They accept fun-
damental parallel resonant mode crystals from 12 to
25MHz.
XOUT
SEL3^
SEL2^
OE
13
14
15
16
12
11
10
SEL1^
9
DESCRIPTION
XIN
SEL0^ / VDD*
VDD / GND*
P502-3x
1
2
3
4
PLL 502-3x
GND
GND
8
7
6
5
GND
CLKC
VDD
CLKT
VCON
BLOCK DIAGRAM
SEL
OE
Vin
X+
X-
Oscillator
Amplifier
w/
integrated
varicaps
PLL
(Phase
Locked
Loop)
^:
*:
Internal pull-up
On 3x3 package, PLL502-35/-38 do not have SEL0 available: Pin
10 is VDD, pin 11 is GND. However, PLL502-37/-39 have SEL0
(pin 10), and pin11 is VDD. See pin assignment table for details.
OUTPUT ENABLE LOGICAL LEVELS
Part #
PLL502-38
PLL502-35
PLL502-37
PLL502-39
OE
0 (Default)
1
0
1 (Default)
Tri-state
Tri-state
GND
State
Output enabled
Q
Q
Output enabled
PLL by-pass
PLL502-3x
OE input: Logical states defined by PECL levels for PLL502-38
Logical states defined by CMOS levels for PLL502-37/-39
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 01/19/06 Page 1
Hercules Personal Financial Management Terminal
Through the credit card magnetic stripe, NFC reads bank card information, and communicates with other mobile terminals (mobile phones, tablets, etc.) through Bluetooth or audio interface or front came...
phimas Microcontroller MCU
c2000 graduation project! I really don't know how to do it!
Function generator! Is there anyone who is good at this? I am not going to graduate! Please help me!...
psao Microcontroller MCU
[Novice FPGA Learning Post] Post 4 Basic Example 1
[align=center][Rookie FPGA Learning Post] Post 4 [font=Times New Roman] [/font]Basic Example 1 [/align][align=left][font=Times New Roman][color=#000000] [size=4][color=red][u](The upper three digits o...
常见泽1 FPGA/CPLD
Square wave with variable duty cycle.
How to use Hercules to generate a square wave with variable duty cycle for TMS570LS0432? How to set it specifically?...
shadow-2011 Microcontroller MCU
Study on Jiangsu E-sports MSP430 FG4619 development board
[i=s]This post was last edited by paulhyde on 2014-9-15 09:19[/i] :) You will need...
xmf5608 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 755  2135  599  1402  2064  16  43  13  29  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号