EEWORLDEEWORLDEEWORLD

Part Number

Search

PL680-39QC

Description
38-640MHz Low Phase Noise XO
File Size296KB,10 Pages
ManufacturerPLL (PhaseLink Corporation)
Download Datasheet View All

PL680-39QC Online Shopping

Suppliers Part Number Price MOQ In stock  
PL680-39QC - - View Buy Now

PL680-39QC Overview

38-640MHz Low Phase Noise XO

(Preliminary)
PL680-37/38/39
38-640MHz Low Phase Noise XO
FEATURES
Less than 0.4ps RMS (12KHz-20MHz) phase
jitter for
all frequencies
.
Less than 25ps peak to peak jitter for all
frequencies.
Low phase noise output (@ 1MHz frequency
offset
-144dBc/Hz for 106.25MHz
-144dBc/Hz for 156.25MHz
-144dBc/Hz for 212.5MHz
-140dBc/Hz for 312.5MHz,
-131dBC/Hz for 622.08MHz
19MHz-40MHz crystal input.
38MHz-640MHz output.
Available in PECL, LVDS, or CMOS outputs.
Output Enable selector.
2.5V & 3.3V operation.
Available in 3x3 QFN or 16-pin TSSOP
packages.
PACKAGE PIN ASSIGNMENT
VDDANA
XIN
XOUT
SEL2^
OE_CTRL
DNC
GNDANA
LP
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SEL0^
SEL1^
GNDBUF
QBAR
VDDBUF
Q
GNDBUF
LM
PL680-3X
16-pin TSSOP
VDDANA
SEL0^
10
XOUT
SEL2^
OE_CTRL
DNC
12
13
14
15
16
1
11
SEL1^
9
XIN
8
7
6
GNDBUF
QBAR
VDDBUF
Q
DESCRIPTION
The PL680-3X is a monolithic low jitter and low
phase noise high performance clock, capable of
maintaining 0.4ps RMS phase jitter and CMOS,
LVDS or PECL outputs, covering a wide frequency
output range up to 640MHz. It allows high
performance and high frequency output, using a low
cost fundamental crystal of between 19-40MHz..
The frequency selector pads of PL680-3X enable
output frequencies of (2, 4, 8, or 16) * F
XIN
. The
PL680-3X is designed to address the demanding
requirements of high performance applications such
Fiber Channel, serial ATA, Ethernet, SAN, etc.
PL680-3X
2
3
4
5
GNDANA
3x3 QFN
Note1: QBAR is used for single ended CMOS output
.
Note2: ^ Denotes internal pull up resistor.
BLOCK DIAGRAM
VCO
Divider
Charge
Pump
+
Loop
Filter
Output
Divider
(1,2,4,8)
GNDBUF
LP
LM
XIN
XOUT
XTAL
OSC
Phase
Detector
VCO
(F
XiN
x16)
QBAR
Q
Performance Tuner
OE
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 11/28/05 Page 1
How to configure the internal clock start of STM32103CB
I adjust the internal clock configuration, the procedure is as follows void RCC_HSIConfig(u32 RCC_HSI){u32 tmpreg = 0;/* Check the parameters *//* Reset HSEON and HSEBYP bits before configuring the HS...
eeleader stm32/stm8
Moderator, is there no circuit diagram for the development board TMS570LS20216? ?
Help: I took over a TMDX570LS20216 development board midway. I heard it was purchased two years ago. There is a development kit in the box, but no circuit connection diagram. The hardware has not been...
qinyongxi Microcontroller MCU
How to install arm_linux_gcc under cygwin
I want to learn LINUX, so I bought an ARM development board. But I don't know how to install the development environment....
后学 Linux and Android
From WinCE to Android
Alas... my boss decided to abandon WinCE and use Android... so the first half of my study and work were in vain... I have to learn Android from scratch... I'm so depressed......
gzmslinzy Embedded System
Basic Theory of System Timing
...
至芯科技FPGA大牛 FPGA/CPLD
What should the waveform that is opposite to the narrow pulse level be called?
That is, it is high level most of the time, and there is a 1us low level (0V) interval. What should this waveform be called? How can it be obtained? I think of the comparator and the PWM function of t...
johnrey Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1851  23  1264  2140  2724  38  1  26  44  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号