EEWORLDEEWORLDEEWORLD

Part Number

Search

MC74HC273

Description
HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP20
Categorysemiconductor    logic   
File Size102KB,8 Pages
ManufacturerON Semiconductor
Websitehttp://www.onsemi.cn
Download Datasheet Parametric View All

MC74HC273 Overview

HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP20

MC74HC273 Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals20
Maximum operating temperature125 Cel
Minimum operating temperature-55 Cel
Maximum supply/operating voltage6 V
Minimum supply/operating voltage2 V
Rated supply voltage3 V
Processing package descriptionPLASTIC, DIP-20
stateACTIVE
CraftsmanshipCMOS
packaging shapeRECTANGULAR
Package SizeIN-LINE
Terminal formTHROUGH-HOLE
Terminal spacing2.54 mm
terminal coatingTIN LEAD
Terminal locationDUAL
Packaging MaterialsPLASTIC/EPOXY
Temperature levelMILITARY
seriesHC/UH
Logic IC typeD FLIP-FLOP
Number of digits8
Output polarityTRUE
propagation delay TPD220 ns
Trigger typePOSITIVE EDGE
Max-Min frequency24 MHz
MC74HC273A
Octal D Flip-Flop with
Common Clock and Reset
High–Performance Silicon–Gate CMOS
The MC74HC273A is identical in pinout to the LS273. The device
inputs are compatible with standard CMOS outputs; with pullup
resistors, they are compatible with LSTTL outputs.
This device consists of eight D flip–flops with common Clock and
Reset inputs. Each flip–flop is loaded with a low–to–high transition of
the Clock input. Reset is asynchronous and active low.
http://onsemi.com
MARKING
DIAGRAMS
20
PDIP–20
N SUFFIX
CASE 738
1
Output Drive Capability: 10 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0
µA
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
Chip Complexity: 264 FETs or 66 Equivalent Gates
LOGIC DIAGRAM
D0
D1
D2
DATA
INPUTS
D3
D4
D5
D6
D7
CLOCK
3
4
7
8
13
14
17
18
19
11
2
5
6
9
12
15
16
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
NONINVERTING
OUTPUTS
MC74HC273AN
AWLYYWW
1
20
20
20
1
SOIC WIDE–20
DW SUFFIX
CASE 751D
1
TSSOP–20
DT SUFFIX
CASE 948E
HC273A
AWLYYWW
20
HC
273A
ALYW
1
20
1
A
WL
YY
WW
= Assembly Location
= Wafer Lot
= Year
= Work Week
PIN ASSIGNMENT
RESET
Q0
D0
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
VCC
Q7
D7
D6
Q6
Q5
D5
D4
Q4
CLOCK
RESET
1
PIN 20 = VCC
PIN 10 = GND
D1
Q1
FUNCTION TABLE
Inputs
Reset
L
H
H
H
H
Clock
X
D
X
H
L
X
X
Output
Q
L
H
L
No Change
No Change
Value
66
Units
ea
ns
Q2
D2
D3
Q3
GND
L
©
Semiconductor Components Industries, LLC, 2000
May, 2000 – Rev. 9
ÎÎÎ Î
Î
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
Î Î
ÎÎÎ Î
Î
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
Î Î
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
Î Î
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
Î Î
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
Î Î
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
Î Î
Î
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
Î
Design Criteria
Internal Gate Count*
Internal Gate Propagation Delay
Internal Gate Power Dissipation
Speed Power Product
1.5
5.0
µW
pJ
.0075
*Equivalent to a two–input NAND gate.
1
ORDERING INFORMATION
Device
MC74HC273AN
MC74HC273ADW
MC74HC273ADWR2
MC74HC273ADT
MC74HC273ADTR2
Package
PDIP–20
SOIC–WIDE
SOIC–WIDE
TSSOP–20
TSSOP–20
Shipping
1440 / Box
38 / Rail
1000 / Reel
75 / Rail
2500 / Reel
Publication Order Number:
MC74HC273A/D

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1064  2144  876  565  77  22  44  18  12  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号