EEWORLDEEWORLDEEWORLD

Part Number

Search

M55342K09B665DUWSV

Description
Fixed Resistor, Thin Film, 1W, 665ohm, 200V, 1% +/-Tol, 100ppm/Cel, Surface Mount, 2512, CHIP
CategoryPassive components    The resistor   
File Size96KB,5 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

M55342K09B665DUWSV Overview

Fixed Resistor, Thin Film, 1W, 665ohm, 200V, 1% +/-Tol, 100ppm/Cel, Surface Mount, 2512, CHIP

M55342K09B665DUWSV Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid145088471413
package instructionSMT, 2512
Reach Compliance Codenot_compliant
Country Of OriginUSA
ECCN codeEAR99
YTEOL7.25
structureRectangular
JESD-609 codee0
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature150 °C
Minimum operating temperature-65 °C
Package height0.8382 mm
Package length6.5786 mm
Package formSMT
Package width3.1496 mm
method of packingWaffle Pack
Rated power dissipation(P)1 W
Rated temperature70 °C
GuidelineMIL-PRF-55342
resistance665 Ω
Resistor typeFIXED RESISTOR
size code2512
surface mountYES
technologyTHIN FILM
Temperature Coefficient100 ppm/°C
Terminal surfaceTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
Tolerance1%
Operating Voltage200 V
E/H (Military M/D55342)
www.vishay.com
Vishay Dale Thin Film
QPL MIL-PRF-55342 Qualified
Thin Film Resistor, Surface-Mount Chip
FEATURES
• Established reliability, “S” and “V” failure rate level
(10 ppm), C = 2
• High purity alumina substrate
• Wraparound termination featuring a tenacious adhesion
layer covered with an electroplated nickel barrier layer for
+150 °C operating conditions
LINKS TO ADDITIONAL RESOURCES
• Very low noise and voltage coefficient
(< -25 dB, 0.5 ppm/V)
• Non-inductive
• Laser-trimmed tolerances ± 0.1 %
• Wraparound resistance less than 0.010
Ω
typical
• In-lot tracking less than 5 ppm/°C
• Complete MIL-testing available in-house
• Antistatic waffle pack or tape and reel packaging available
• Military / aerospace / QPL
D
D
3
3
3D Models
Thin Film Mil chip resistors feature all sputtered wraparound
termination for excellent adhesion and dimensional
uniformity. They are ideal in applications requiring stringent
performance requirements. Established reliability is assured
through 100 % screening and extensive environmental lot
testing.
CONSTRUCTION
Passivation
Resistor Film
Solder
Coating
Nickel Barrier
High Purity
Alumina Substrate
Adhesion Layer
TYPICAL PERFORMANCE
ABSOLUTE
TCR
TOL.
25
0.1
STANDARD ELECTRICAL SPECIFICATIONS
TEST
Material
Resistance Range
TCR: Absolute
Tolerance: Absolute
Stability: Absolute
Stability: Ratio
Voltage Coefficient
Working Voltage
Operating Temperature Range
Storage Temperature Range
Noise
Shelf Life Stability: Absolute
SPECIFICATIONS
Tamelox resistor film (passivated nichrome)
10
Ω
to 6.19 MΩ
± 25 ppm/°C to ± 300 ppm/°C
± 0.1 %, ± 0.25 %, ± 0.5 %, ± 1 %,
± 2 %, 5 %, ± 10 %
ΔR
± 0.02 %
-
0.1 ppm/V
30 V to 200 V
-65 °C to +150 °C
-65 °C to +150 °C
< - 25 dB
ΔR
± 0.01 %
CONDITIONS
-
-
-55 °C to +125 °C
+25 °C
2000 h at +70 °C
-
-
-
-
-
-
1 year at +25 °C
Revision: 15-Nov-2021
Document Number: 60018
1
For technical questions, contact:
thinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
STM32 circuit schematic - reference
I just started to learn about STM32 chips. I am using STM32F103RBT6 to make a keyboard. Here are some circuit diagrams for reference!...
huangfujun stm32/stm8
avr
atmega8 data...
pyy Microchip MCU
【CH554 Review】Unboxing and Lighting
After waiting for more than a week, I got the 554 evaluation board and unpacked it today.Actually, there is no box. It is more appropriate to call it opening the bag. The bag is not sealed either. I o...
ljj3166 MCU
Unit chip information
The unit's microcontroller information, if you find it useful, please download it!...
tmstd MCU
[Xinhangxian FPGA Learning] The original intention of the design of Xinhangxian FPGA development platform
Digital logic design is a very advanced technology. Compared with software design, digital logic design is more basic and pays more attention to the details of each clock. FPGA is a new high-tech darl...
小梅哥 FPGA/CPLD
105 Debugging problems with JLink?
[backcolor=rgb(239, 245, 249)]I have a question. I use 105 chip, 25M crystal oscillator, no frequency multiplication, and connect to jlink emulation serial port (115200,N,8,1). The data is normal, but...
1021256354 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2756  250  1229  444  192  56  6  25  9  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号