EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-9460801MXC

Description
Multiplier Accumulator/Summer, 12-Bit, CMOS, CPGA84
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size280KB,10 Pages
ManufacturerLOGIC Devices
Websitehttp://www.logicdevices.com/
Download Datasheet Parametric Compare View All

5962-9460801MXC Overview

Multiplier Accumulator/Summer, 12-Bit, CMOS, CPGA84

5962-9460801MXC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instructionPGA,
Reach Compliance Codeunknow
ECCN code3A001.A.2.C
Other features2 X 12 BIT DATA INPUT BUS; PIPELINED 26-BIT OUT SUMMER; SELECTABLE CONFIGURATION FOR FILTERING APPL
boundary scanNO
maximum clock frequency25 MHz
External data bus width12
JESD-30 codeS-CPGA-P84
JESD-609 codee4
low power modeNO
Humidity sensitivity level3
Number of terminals84
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output data bus width26
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codePGA
Package shapeSQUARE
Package formGRID ARRAY
Certification statusNot Qualified
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formPIN/PEG
Terminal locationPERPENDICULAR
uPs/uCs/peripheral integrated circuit typeDSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER
Base Number Matches1

5962-9460801MXC Related Products

5962-9460801MXC 5962-9460801MXA 5962-9460802MXC 5962-9460802MXA
Description Multiplier Accumulator/Summer, 12-Bit, CMOS, CPGA84 Multiplier Accumulator/Summer, 12-Bit, CMOS, CPGA84 Multiplier Accumulator/Summer, 12-Bit, CMOS, CPGA84 Multiplier Accumulator/Summer, 12-Bit, CMOS, CPGA84
Is it Rohs certified? incompatible incompatible incompatible incompatible
package instruction PGA, PGA, PGA, PGA,
Reach Compliance Code unknow unknown unknown unknown
ECCN code 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C
Other features 2 X 12 BIT DATA INPUT BUS; PIPELINED 26-BIT OUT SUMMER; SELECTABLE CONFIGURATION FOR FILTERING APPL 2 X 12 BIT DATA INPUT BUS; PIPELINED 26-BIT OUT SUMMER; SELECTABLE CONFIGURATION FOR FILTERING APPL 2 X 12 BIT DATA INPUT BUS; PIPELINED 26-BIT OUT SUMMER; SELECTABLE CONFIGURATION FOR FILTERING APPL 2 X 12 BIT DATA INPUT BUS; PIPELINED 26-BIT OUT SUMMER; SELECTABLE CONFIGURATION FOR FILTERING APPL
boundary scan NO NO NO NO
maximum clock frequency 25 MHz 25 MHz 28.6 MHz 28.6 MHz
External data bus width 12 12 12 12
JESD-30 code S-CPGA-P84 S-CPGA-P84 S-CPGA-P84 S-CPGA-P84
JESD-609 code e4 e0 e4 e0
low power mode NO NO NO NO
Humidity sensitivity level 3 3 3 3
Number of terminals 84 84 84 84
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C
Output data bus width 26 26 26 26
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code PGA PGA PGA PGA
Package shape SQUARE SQUARE SQUARE SQUARE
Package form GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Maximum supply voltage 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage 5 V 5 V 5 V 5 V
surface mount NO NO NO NO
technology CMOS CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY MILITARY
Terminal surface GOLD TIN LEAD GOLD TIN LEAD
Terminal form PIN/PEG PIN/PEG PIN/PEG PIN/PEG
Terminal location PERPENDICULAR PERPENDICULAR PERPENDICULAR PERPENDICULAR
uPs/uCs/peripheral integrated circuit type DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER
Base Number Matches 1 1 1 1
FPGA design clean code is a core skill for programmers
Before we officially start, let’s take a look at the daily work of an FPGA engineer: Start designing the code.Start writing the first always code.Found that a signal needs to be added, so write the se...
mdy-吴伟杰 FPGA/CPLD
How does USB transfer data and identify devices?
[align=left] The USB protocol is a relatively complex protocol, and beginners will definitely encounter many problems. Since I took many detours in the learning process, I wrote this article, hoping t...
征服 FPGA/CPLD
The difference between two register-oriented programming methods
I don't know the difference between the following two methods of programming directly using registers. Please advise. The first one: #include "hw_types.h" #define SYSCTL_BASE 0x400FE000 /* Define the ...
hhxianzi Microcontroller MCU
Start a discussion - How to understand the timing diagrams of various electronic devices
In the process of learning single-chip microcomputers or electronic design, you will generally encounter some integrated devices, such as AT24C02, DS1302, DS18B20, including LCD modules 1602, 12864, e...
tiankai001 MCU
Toshiba DC motors and stepper motors make your motors smarter!
[font=微软雅黑][size=3]From daily life to Industry 4.0, we respond to a variety of motor needs. Electricity used by motors accounts for 40-50% of total electricity consumption worldwide, so motor drives n...
eric_wang Industrial Control Electronics
Qingyuefeng Function Introduction - Layer Stack Management
[size=10.5pt][font=宋体][size=4] [size=10.5pt][font=宋体][size=4]In the real PCB design, in the final generated engineering file (Gerber), there is a difference between positive and negative films for the...
tsingyue PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1201  2699  772  1458  793  25  55  16  30  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号