500P42N682LJ4H datasheet, PDF - EEWORLD Datasheet

500P42N682LJ4H: DescriptionCeramic Capacitor, Ceramic, 50V, 15% +Tol, 15% -Tol, NP0, -/+30ppm/Cel TC, 0.0068uF,; CategoryPassive components capacitor; File Size836KB，6 Pages; ManufacturerJohanson Dielectrics

Download Datasheet Parametric View All

500P42N682LJ4H Overview

Ceramic Capacitor, Ceramic, 50V, 15% +Tol, 15% -Tol, NP0, -/+30ppm/Cel TC, 0.0068uF,

Parameter Name	Attribute value
Objectid	864693845
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	6.3
capacitance	0.0068 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	15.621 mm
JESD-609 code	e0
length	37.91 mm
negative tolerance	15%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
positive tolerance	15%
Rated (DC) voltage (URdc)	50 V
series	P(SMT)
Temperature characteristic code	NP0
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn60Pb40)
width	22.098 mm

Local pointer variables conflict with global variables: The sprintf function is called in a sub-function, and the pointer variable *s is defined to access the formatted ASCII code of an integer variable:char *s;sprintf(s,"%-6u",a);but after I simulated it,...; zllka Microcontroller MCU

Is there anyone who is familiar with WIN XPe development? Please help me develop it.: We have developed a CNC system for equipment, which uses an industrial computer + DSP structure. The original design of the host computer was done in C++ under WIN XP. Now we hope to change it to an e...; 帐单 Embedded System

How streamlined is RISC-V? Everything that can be saved is saved!: RISC-V is a typical three-operand, load-store RISC architecture, including three basic instruction sets and six extended instruction sets, as shown in Table 1, where RV32E is a subset of RV32I and is ...; 木犯001号 FPGA/CPLD

Problems encountered during modelsim simulation: When using modelsim to simulate , sometimes the syntax is not supported and it says that it is only supported in System Verilog. However, my code compiles well in QuartusII. Is System Verilog differen...; eeleader-mcu FPGA/CPLD

C Programming for Experts eBook: :victory: :victory: 2 good e-books for learning C language,...; jxb01033016 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components