HTHV1209NPO272F6FAR datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> HTHV1209NPO272F6FAR

HTHV1209NPO272F6FAR: DescriptionCeramic Capacitor, Ceramic, 500V, 1% +Tol, 1% -Tol, NP0, -/+30ppm/Cel TC, 0.0027uF, 1210,; CategoryPassive components capacitor; File Size102KB，2 Pages; ManufacturerPresidio Components Inc; Websitewww.presidiocomponents.com; Environmental Compliance

Download Datasheet Parametric View All

HTHV1209NPO272F6FAR Overview

Ceramic Capacitor, Ceramic, 500V, 1% +Tol, 1% -Tol, NP0, -/+30ppm/Cel TC, 0.0027uF, 1210,

HTHV1209NPO272F6FAR Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	259181066
package instruction	, 1210
Reach Compliance Code	compliant
Country Of Origin	USA
ECCN code	EAR99
YTEOL	7.8
capacitance	0.0027 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	2.03 mm
JESD-609 code	e4
length	3.18 mm
negative tolerance	1%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR, Plastic, 13 Inch
positive tolerance	1%
Rated (DC) voltage (URdc)	500 V
series	HTHV
size code	1210
Temperature characteristic code	NP0
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Palladium/Silver (Pd/Ag)
width	2.41 mm

Preview

Download Datasheet

View All

HIGH TEMPERATURE HIGH VOLTAGE CHIP CAPACITORS (HTHV)

XHT and NPO DIELECTRIC

Size

Inches

(mm)

0.125 (3.18)

± 0.010 (0.25)

0.150 (3.81)

0.010 (0.25)

Inches

(mm)

0.095 (2.41)

± 0.010 (0.25)

0.140 (3.56)

0.010 (0.25)

Thickness

Max (T)

Inches (mm)

0.080

(2.03)

Metalization Band

(M.B.)

Inches (mm)

0.020 (0.51)

± 0.010 (0.25)

0.020 (0.51)

0.010 (0.25)

WVDC*

500V

1000V

500V

1000V

2000V

3000V

500V

1000V

2000V

3000V

500V

1000V

2000V

3000V

500V

1000V

2000V

3000V

500V

1000V

2000V

3000V

500V

1000V

2000V

3000V

DIELECTRIC

(Maximum Capacitance)

NPO

2700pF

390pF

3900pF

1800pF

390pF

150pF

6800pF

2200pF

270pF

120pF

0.012µF

5600pF

1000pF

470pF

8200pF

3900pF

820pF

330pF

0.015µF

6800pF

1500pF

560pF

0.012µF

5600pF

1500pF

560pF

XHT

0.022µF

1800pF

0.075µF

0.018µF

3300pF

1500pF

0.068µF

0.015µF

1800pF

390pF

0.15µF

0.027µF

6800pF

1800pF

0.082µF

0.022µF

4700pF

1800pF

0.39µF

0.068µF

0.012µF

3900pF

0.1µF

0.027µF

6800pF

3300pF

1209

1514

0.140

(3.56)

1812

0.180 (4.57)

0.020 (0.51)

0.160 (4.06)

max.

0.120

(3.05)

0.020 (0.51)

0.010 (0.25)

1825

0.180 (4.57)

0.020 (0.51)

0.267 (6.78)

max.

0.160

(4.06)

0.020 (0.51)

0.010 (0.25)

1918

0.190 (4.83)

0.013 (0.33)

0.180 (4.57)

0.013 (0.33)

0.150

(3.81)

0.020 (0.51)

0.010 (0.25)

2225

0.230 (5.84)

0.020 (0.51)

0.250 (6.35)

0.018 (0.46)

0.200

(5.08)

0.020 (0.51)

0.010 (0.25)

2720

0.270 (6.85)

0.020 (0.51)

0.230 (5.84)

max.

0.200

(5.08)

0.020 (0.51)

0.010 (0.25)

* WVDC = Working Voltage Direct Current

PLEASE CONTACT FACTORY FOR OTHER SIZES AND VOLTAGES

MANY OPTIONS ARE AVAILABLE

For sizes above 1812 Presidio recommends the chips be leaded (see “How to Order” on Page 10).

During a thermal cycle, the leads help absorb the mechanical stress created by the

CTE difference between the ceramic chip and the board.

HOW TO ORDER HTHV CHIPS

HTHV

PREFIX

HTHV

1825

See

Table

SIZE

DIELECTRIC

NPQ

NPO

XHT

X7R

XHT

102

* Contact factory for

other sizes

** Contact factory

regarding NPQ

dielectric

*** Contact factory for

other voltages

CAPACITANCE

CODE

Two significant

figures followed

by the number of

zeros.

Example:

100 = 10 pF

101 = 100 pF

102 = 1000 pF

103 = .01 µF

TOLERANCE CODE

F = ± 1% ≥ 10pF

NPQ

G = ± 2% ≥ 10pF

NPO

J = ± 5% ≥ 10pF

ONLY

± 10%

-10% / +20%

± 20%

+ 80% / -20%

+100% / -0%

ALL

VOLTAGE CODE

6 = 500 VDC

9 = 1000 VDC

11 = 2000 VDC

13 = 3000 VDC

14 = 4000 VDC

15 = 5000 VDC

TERMINATION CODE

NT9 = 90/10 Sn/Pb

over Ni

= 100% Sn over Ni

NP8 = 15/85 Sn/Pb

over Ni

NG = Au over Ni

= 100% Gold

= Pd/Ag

= Polished Pd/Ag

1 = Reel, 7”, plastic tape,

unmarked

3 = Bulk, unmarked

5 = Waffle, unmarked

A = Reel, 13”, plastic tape,

unmarked

C = Reel, 7”, paper, unmarked

(0402 and 0603 only)

PACKAGING

DESIGN-IN CODE

See Page 15

(F)

***

RoHS

R = RoHS Compliant

Only

compatible with

Q, P, F, NG, H

terminations

7169 Construction Court, San Diego, CA 92121 USA • Tel: 858-578-9390 • Fax: 800-538-3880 or 858-578-6225

www.presidiocomponents.com • HT@presidiocomponents.com

Recommended Resources

Equivalent circuit when treble is attenuated

AN6657 schematic block diagram and basic application circuit

Slave transistor pulse power supply schematic circuit

FM Radio Data System (RDS)

Electronic doorbell with vibrato

Audible light detector circuit

[Repost] Popular Science of Components: Principles and Applications of Laser Diodes: [align=left]1. Brief description[/align][align=left]Laser diode is a kind of light source semiconductor laser invented in the 1960s, also known as laser tube (Laser Diode). LASER is an abbreviation co...; 皇华Ameya360 DIY/Open Source Hardware

LabView Notes 3: Three methods to implement dice games based on LabView: [i=s]This post was last edited by Mr_Dai on 2018-11-9 16:05[/i] [b][size=5]LabView Notes 3[/size][/b][size=4]: Three methods based on LabView to implement dice games[/size] [b][size=3]Method 1[/size][...; Mr_Dai Creative Market

EEWORLD Chip Coin Bidding Activity——Feiling Embedded Industrial-Grade Cortex-A8 Development Board OK335xS-Ⅱ (Prize Already Issued): [font=微软雅黑] The EEWORLD chip coin bidding event has begun. Are you ready for the chip coins? This time it's a heavyweight product - 3 pieces of Feiling embedded industrial-grade Cortex-A8 development ...; eric_wang Embedded System

Weekly highlights: 2018.6.25-7.1: [size=4]Hello everyone~ Another week has passed~ I took Yueyue to the beach to play on the weekend. The little guy was very excited to see the sea for the first time. He said goodbye to the sea when h...; okhxyyo Talking

【Altera soc experience tour】+ Implementation of wireless routing design based on ad hoc network on FPGA-SOC: [align=left][font=宋体] Implementation of wireless routing design based on ad hoc network on FPGA-SOC[font=宋体] [align=left][font=宋体] First of all, I apologize to everyone. Due to my busy work, I have no...; muhan9 FPGA/CPLD

The story of the dual_bank and single_bank upgrade of nrf51822 - on how little tacit understanding there is between engineers......: I'm really sleepy at the moment. After all, it's already 4:30 in the morning. But I really feel like I can't help feeling the indignation in my heart. So I decided to only post the conclusion first, a...; 辛昕 MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components