CL21B681KDCGLNE datasheet, PDF

CL21B681KDCGLNE: DescriptionCeramic Capacitor, Multilayer, Ceramic, 200V, 10% +Tol, 10% -Tol, X7R, -/+15ppm/Cel TC, 0.00068uF, 0805,; CategoryPassive components capacitor; File Size509KB，31 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/; Environmental Compliance

Download Datasheet Parametric View All

CL21B681KDCGLNE Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 10% +Tol, 10% -Tol, X7R, -/+15ppm/Cel TC, 0.00068uF, 0805,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	817829682
package instruction	, 0805
Reach Compliance Code	compliant
Country Of Origin	Mainland China, Philippines, South Korea
ECCN code	EAR99
YTEOL	8.1
capacitance	0.00068 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	0.85 mm
JESD-609 code	e3
length	2 mm
multi-layer	Yes
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR
positive tolerance	10%
Rated (DC) voltage (URdc)	200 V
series	CL21(X7R,200V)
size code	0805
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
width	1.25 mm

Multilayer Ceramic Capacitor

- High Voltage -

Why must the DSP simulator be connected to the target system (Target)?: The DSP emulator is different from the MCU. There is no DSP in the emulator. It provides the IEEE standard JTAG port to simulate and debug the DSP. Therefore, the emulator must have a simulation objec...; Aguilera DSP and ARM Processors

[NXP Rapid IoT Review] FreeRTOS debugging method (task execution status output): The NXP Rapid IoT source code is very rich. Although I know that FreeRTOS is used, the code nesting is extremely complex, which makes it difficult to analyze. So if you want to use FreeRTOS's own vTas...; dvd1478 RF/Wirelessly

ispPAC10 In-System Programmable Simulator and Its Application: [b]Abstract[/b]: ispPAC10 is the latest in-system programmable analog circuit device launched by Lattice Corporation of the United States. It provides an effective new way for electronic circuit desig...; maker FPGA/CPLD

Analog integrated circuit EDA technology and design: simulation and layout examples: This book is one of the planned textbooks in the series of microelectronics and integrated circuit design. The whole book follows the full-custom design process of analog integrated circuits and intro...; arui1999 Download Centre

Recruiting sales representatives (Shanghai area)--Famous Korean encryption chip company: [font=Helvetica][size=14px]In order to expand its business in Shanghai, a famous Korean encryption chip company is now recruiting a sales representative (Shanghai area). [/size][/font] [font=Helvetica...; happyangliu Recruitment

Hello everyone, who can introduce the interface circuit between user interface circuit chip PBL38710 and CPLD?: The connection of PBL38710/1 in the user circuit is shown in Figure 3. The user's telephone is connected to OVP through the TIP and RING lines, and then connected to the TIPX and RINGX pins of PBL3871...; bhyangyong FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components