EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

AS-48.000-S-3OT-2050-SMD-H35-TR

Description
Series - 3Rd Overtone Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size262KB,3 Pages
ManufacturerRaltron
Websitehttp://www.raltron.com/
Environmental Compliance
Download Datasheet Parametric View All

AS-48.000-S-3OT-2050-SMD-H35-TR Overview

Series - 3Rd Overtone Quartz Crystal,

AS-48.000-S-3OT-2050-SMD-H35-TR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7141799304
package instructionHC-49, SMD, 2 PIN
Reach Compliance Codecompliant
YTEOL6.6
Ageing5 PPM/YEAR
Crystal/Resonator TypeSERIES - 3RD OVERTONE
Drive level500 µW
frequency stability0.005%
frequency tolerance20 ppm
JESD-609 codee3
Installation featuresSURFACE MOUNT
Nominal operating frequency48 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical size12mm x 4.8mm x 3.5mm
Series resistance70 Ω
surface mountYES
Terminal surfaceMATTE TIN
Cyclone V has been waiting for a long time
Apply for a board to try, I don't know if I can try it first...
aihuazou FPGA/CPLD
A batch of F107 chips cannot serial ISP problem
I have ordered a batch of STM32F107VCT6 from ST, but I cannot use serial port ISP, but JTAG is normal. It's busy here, please advise.The complete marking on the chip:-----------------STM32F107VCT6 Z99...
pd840228 stm32/stm8
Detailed explanation of the popular noise reduction technology in the optical drive market
The noise of the optical drive is mainly divided into mechanical friction noise and mechanical vibration noise. The former comes from the friction "wind sound" emitted when the optical drive spindle m...
songrisi Analog electronics
555 integrated circuit production and fully automatic charger production
555 integrated circuit production of fully automatic charger production + 555 motorcycle anti-theft alarm circuit :)...
zqy367869 MCU
FPGA BERT
If I only know a little bit of Verilog and have used Quartus, I would like to ask how long it would take to develop a bit error meter (low frequency 2-4G) using FPGA? Thank you for your answers....
zero3360 FPGA/CPLD
Android system application development improvement part 2
9: Google Android Development Introduction and Practical Video Tutorial Link: [url] http://pan.baidu.com/share/link?shareid=1874515226&uk=1781566021[/url] Password: ucuk 10 The latest Android Android ...
楞伽山人 Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1069  1814  2674  2036  127  22  37  54  41  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号