SO18130G4-12.000-T&R datasheet, PDF

SO18130G4-12.000-T&R: DescriptionParallel - Fundamental Quartz Crystal, 12MHz Nom, SMD, 4 PIN; CategoryPassive components Crystal/resonator; File Size2MB，1 Pages; ManufacturerSunny Electronics Corp; Websitehttp://www.sunny.co.kr; Environmental Compliance

Download Datasheet Parametric View All

SO18130G4-12.000-T&R Overview

Parallel - Fundamental Quartz Crystal, 12MHz Nom, SMD, 4 PIN

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1317147132
package instruction	SMD, 4 PIN
Reach Compliance Code	unknown
Other features	AT CUT; TR
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	10 µW
frequency stability	0.0015%
frequency tolerance	30 ppm
JESD-609 code	e4
load capacitance	18 pF
Installation features	SURFACE MOUNT
Nominal operating frequency	12 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-20 °C
physical size	L5.0XB3.2XH1.0 (mm)/L0.197XB0.126XH0.039 (inch)
Series resistance	70 Ω
surface mount	YES
Terminal surface	Gold (Au) - with Nickel (Ni) barrier

1.0MAX

"Xiao Meige FPGA Design Ideas and Verification Methods Video Tutorial" is packaged and shared, including a detailed introduction to the content and knowledge points of each lesson: [i=s] This post was last posted by Xiaomeige on 2016-3-20 16:22 Edit[/i] [font=微软雅黑][size=5] Hello everyone, here Xiao Mei Ge will share with you our carefully recorded and edited FPGA learning series...; 小梅哥 FPGA/CPLD

The Pros and Cons of Amplifier Input Protection: Many of today's high-speed op amps have on-chip input protection. In most cases, this protection is transparent to the user. However, in some applications, this protection can be the circuit's Achille...; herosw Analog electronics

Problems with work libraries in vhdl: Questions for everyone: 1. The book says that max+plus2 is not supported in this example, why??? 2. The book says that the work library is opened by default, so can the sentence use work.packexp.all; ...; aeiou Embedded System

Compilation encountered error #10010: I am running a pwm program given by a ti engineer. I created an empty rtos project and encountered the following error after importing it. Description Resource Path Location Type #10010 errors encount...; zhangyue Microcontroller MCU

PAL display FPGA implementation issues: I wrote a PAL interlaced display module on FPGA, using a 50HZ frame rate, generating composite blanking and composite synchronization control signals for odd and even fields, and sent them to DAV7123 ...; eeleader FPGA/CPLD

PULLUP in UCF reports an error during MAP: I am using XC6SLX9 chip, there is such a line in UCF: NET "A0SD"LOC = P33|PULLUP;This NET is used for the SDA pin of I2C, which usually needs to be pulled up, so it is written like this.But when MAPPI...; orta FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components