8N4Q001KG-0139CDI datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 8N4Q001KG-0139CDI

8N4Q001KG-0139CDI: DescriptionIC osc clock QD freq 10clcc; Categorysemiconductor Analog mixed-signal IC; File Size163KB，20 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

8N4Q001KG-0139CDI Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N4Q001KG-0139CDI	-	-	View	Buy Now

8N4Q001KG-0139CDI Overview

IC osc clock QD freq 10clcc

8N4Q001KG-0139CDI Parametric

Parameter Name	Attribute value
Datasheets
IDT8N4Q001 Rev G
FemtoClock®
NG Ordering Guide
Standard Package	364
Category	Integrated Circuits (ICs)
Family	Clock/Timing - Programmable Timers and Oscillators
Packaging	Tray
Type	Clock Oscill
Cou	-
Frequency	170MHz, 200MHz, 220MHz, 250MHz
Voltage - Supply	3.135 V ~ 3.465 V
Current - Supply	160mA
Operating Temperature	-40°C ~ 85°C
Package / Case	10-CLCC
Supplier Device Package	10-CLCC (7x5)
Mounting Type	Surface Mou
Other Names	IDT8N4Q001KG-0139CDIIDT8N4Q001KG-0139CDI-ND

Preview

Download Datasheet

View All

Quad-Frequency Programmable XO IDT8N4Q001 REV G

DATA SHEET

General Description

The IDT8N4Q001 is a Quad-Frequency Programmable Clock

Oscillator with very flexible frequency programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum high clock frequency and low phase noise performance.

The device accepts 2.5V or 3.3V supply and is packaged in a small,

lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.

Besides the four default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N4Q001 can be programmed via the I

interface to output clock frequencies between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷

(N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to four

independent PLL divider registers (P, MINT, MFRAC and N),

reprogramming those registers to other frequencies under control of

FSEL0 and FSEL1 is supported. The extended temperature range

supports wireless infrastructure, telecommunication and networking

end equipment requirements.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), re-programmable by I

C programming interface for the output clock frequency and

internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

One 2.5V, 3.3V LVDS clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps

(typical), integer PLL feedback configuration

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps

(typical), integer PLL feedback configuration

Full 2.5V or 3.3V supply modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

XTAL

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

DNU 1

OE 2

GND 3

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N4Q001

10-lead ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N4Q001GCD

REVISION A

MARCH 6, 2012

Recommended Resources

Function generator controlled by DAC

4-phase CPU power circuit using HIP6301 and HIP6602 chips

Monostable circuit using TCA965

555 carrier signal processing and control circuit

12w, 24w hidden power amplifier circuit

Rice cooker circuit diagram 02

Newbie needs help, 51 serial port sends data per second.: Using the delay function, the serial port can receive a string.But the interruption would be tragicAfter thinking about it for a long time, I still don’t know the reason.Solve. . .#include reg51.htype...; jckimi 51mcu

Who called me just now (9.16PM)?: Any good news? :hug: [[i] This post was last edited by sacq on 2013-9-16 16:07 [/i]]...; sacq Talking

Do you have enough psychological endurance?: This set of pictures is called [b] Human Ultimate Edition[/b] [size=5][color=#00ff00] If you don’t have enough psychological endurance, please don’t click randomly, otherwise if something happens, it ...; yaoyong Talking

PCB design software Protel 99 SE and AD copper-free hole and copper-free slot design: Protel 99 SE and AD copper-free hole and copper-free slot design intuitive approach 1: Picture analysis, the pad wants to be made into a copper-free hole, but the pad is needed. Ask, why does the circ...; dengguoqiang PCB Design

[TI's First Low Power Design Competition] First Test of SHARP96 Memory Screen: [i=s]This post was last edited by qiushenghua on 2014-10-14 17:13[/i] I applied for samples from TI before, and then TI shared the information with the agent Shenzhen Xinye. Their application engineer...; qiushenghua Microcontroller MCU

Recruiting embedded driver development engineers: Job Information· Type of work: Full-time· Location: Wuhan· Date of issue: 2010/1/4· Deadline: 2010/3/1· Number of recruits: 3· Salary:· Work experience: 1-2 years· Education: Bachelor degree or above·...; jeffer317 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components