CFC-9PL1RY25-24SP2-D datasheet, PDF

Datasheet> All Categories > The connector> The connector> CFC-9PL1RY25-24SP2-D

CFC-9PL1RY25-24SP2-D: DescriptionMIL Series Connector, 24 Contact(s), Female, Solder Terminal, Receptacle,; CategoryThe connector The connector; File Size1MB，8 Pages; ManufacturerCristek Interconnects Inc

Download Datasheet Parametric View All

CFC-9PL1RY25-24SP2-D Overview

MIL Series Connector, 24 Contact(s), Female, Solder Terminal, Receptacle,

CFC-9PL1RY25-24SP2-D Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	7183887169
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	POLARIZED
Back shell type	SOLID
Body/casing type	RECEPTACLE
Connector type	MIL SERIES CONNECTOR
Contact point gender	FEMALE
Coupling type	BAYONET
DIN compliance	NO
empty shell	NO
Filter function	YES
IEC compliance	NO
MIL compliance	YES
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation type	BOARD AND PANEL
Options	GENERAL PURPOSE
Shell surface	YELLOW CADMIUM CHROMATE
Housing size	25
Termination type	SOLDER
Total number of contacts	24

Preview

Download Datasheet

View All

),/7(5 &211(&7256 0

&)&

32/$5,=$7,21

1 1250$/

(

02',),(5 %2; 25 :$// 02817 21/<

20,7 )25 $// 27+(5 6+(// 67</(6

&/,1&+ 187

7(50,1$7,21

3 3& 7$,/

6 62/'(5 &83

: :,5( :5$3

&217$&7 7<3(

3 3,1

6 62&.(7

,16(57 $55$1*(0(17 12

2%7$,1 )520 0,/67' 3,1 ,16(57

$55$1*(0(176 21 6+7 25

62&.(7 $55$1*(0(176 $5( 23326,7(

&5,67(. ),/7(5('

&211(&725

6+(// &21),*85$7,21

0 6(( 6+7

7<3( 2) ),/7(5

& &

3 3L

/ /

7 7

),/7(5 &+$5$&7(5,67,&6

/ /2: 5$1*(

0 0(',80 5$1*(

7 67$1'$5' 5$1*(

+ +,*+ 5$1*(

9 9(5< +,*+ 5$1*(

6(5,(6

6(5,(6 , 0

6(5,(6 ,, 0

6(5,(6,,, 0

6+(// 67</(

; )5217 02817 %2; 5(&(37$&/( %$<21(7

5 5($5 02817 %2; 5(&(37$&/( %$<21(7

: )5217 02817 :$// 5(&(37$&/( %$<21(7

- 5($5 02817 -$0 187 5(&(37$&/(

%$<21(7

7 :$// 02817,1* 5(&(37$&/(

75,3/( 67$57 7+5($'

9 -$0 187 02817,1* 5(&(37$&/(

75,3/( 67$57 7+5($'

6+(// ),1,6+

% (/(&752/(66 1,&.(/ 35()(55(' 3/$7,1*

< <(//2: &+520$7( &$'0,80 29(5 1,&.(/

2 2/,9( '5$% &$'0,80 29(5 1,&.(/ 3/$7(

6+(// 6,=(

7+58

&5,67(. ,17(5&211(&76 ,1&

ZZZFULVWHNFRP

6 /HZLV 6W

$QDKHLP &$

3KRQH

)$;

7,7/(

),/7(5(' &,5&8/$5

&21)250,1* 72 0

6(5,(6 , ,, ,,,

$'6&)&

':* 12

&)&

6+7

;;;

&2'( ,'(17 12

),/(1$0(

5(9

72/(5$1&(

;;

$1*/(

Recommended Resources

Do you know about the new fixed frequency PWM controller?

Relay power saving circuit 5b

Connection of music alarm detection components

Full-featured subwoofer power amplifier 02

OP113/213/413 type low noise, low drift, single power supply operational amplifier circuit

Temperature measurement circuit using operational amplifier as differential amplifier

Xilinx platform DDR3 design tutorial comprehensive chapter_Chinese version tutorial.pdf: Xilinx platform DDR3 design tutorial comprehensive chapter_Chinese version tutorial.pdf...; zxopenljx FPGA/CPLD

Ofweek Talent Network recruitment and job search results, let's talk about it: I would like to ask if you have used ofweek.com to recruit or apply for professional and technical positions. How effective is it? I accidentally learned about this website and wanted to do a survey t...; 研究院hr Talking about work

EEWorld invites you to disassemble (fifth issue): dismantle power strips to learn circuits: Hi, everyone~~ The much-anticipated "Invite You to Disassemble" event is here again~~ In the past, our power strips were just multiple two-hole and three-hole sockets, which could be simply extended t...; okhxyyo Power technology

Everyone, please share your opinions: If your unit has to hold several meetings every day and share everything it does, would you find it offensive?...; kemasz Talking

The first pit of domestic FPGA chip Sipeed Tang Nano 4K running routine: I don’t know why I always get stuck on running routines when playing with boards recently. Last time it was the Pingtou Ge Bluetooth MESH board, and this time it was the Sipeed Tang Nano 4K board. Aft...; littleshrimp Domestic Chip Exchange

How to determine whether a signal is updated in ISE VHDL: I have an accumulator. When signals a and b are updated, a is added to b and then accumulated. I want to use active to determine whether the signal is updated. If (a'active and b'active) then the mach...; timdong FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components