EEWORLDEEWORLDEEWORLD

Part Number

Search

ZPLDLJ-1220-374SN

Description
Circular Connector,
CategoryThe connector    The connector   
File Size5MB,104 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

ZPLDLJ-1220-374SN Overview

Circular Connector,

ZPLDLJ-1220-374SN Parametric

Parameter NameAttribute value
Objectid7290589102
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL8.5
Back shell typeSOLID
subject depth8.375 inch
Body diameter2.813 inch
Body/casing typePLUG
Connector typeCIRCULAR CONNECTOR
Contact point genderFEMALE
Coupling typeTHREADED
empty shellNO
Environmental characteristicsCORROSION/MOSITURE RESISTANT
Filter functionNO
MIL complianceNO
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsYES
Installation typeCABLE
Maximum operating temperature107 °C
Minimum operating temperature-55 °C
OptionsGENERAL PURPOSE
GuidelineCSA; UL
Shell surfaceANODIC
Shell materialALUMINUM ALLOY
Housing size20
Termination typeCRIMP
Total number of contacts27
Amphenol
Graduation project, audio routing issues please ask you
The above is the schematic diagram of the power amplifier. The sound source is the Allwinner A33 core board, connected to the 6th and 11th pins of the power amplifier, and P11 and P12 are the speakers...
z45217 PCB Design
Hardware debugging problem: power network leakage
I'm debugging a motherboard and I've encountered a very strange problem. Please help me. My board is divided into a CPU board and a baseboard, which are connected through a 200-pin socket. The CPU boa...
陶金 Embedded System
A FPGA development board and a cortex M4 development board
[i=s]This post was last edited by 2638823746 on 2014-6-27 15:25[/i] Both boards are as good as new. If they are less than 99% new, you can return them after buying them. I am short of money recently, ...
2638823746 Buy&Sell
JPEG encoding
How does the DM368 chip perform real-time encoding? The original data obtained by the sensor is in yuv format and needs to be encoded into jpeg format. The examples on dvsdk include a way to directly ...
huangyunxiang TI Technology Forum
FPGA/CPLD development process based on EDA tools
1. Text/schematic editing and modification. First, use the text or graphic editor of the EDA tool to express the designer's design intent in text (ABEL-HDL program) or graphic form (schematic or state...
aimyself FPGA/CPLD
MOBILE I want to hook the call button, the call button on the hardware
for (int i=0; i<=9000; i++) { BOOL temporary =procUndergisterFunc(MOD_WIN, i); RegisterHotKey(hWnd, i, MOD_WIN, i); } It can capture other hardware, but most of the hardware still cannot capture the r...
yuri_su Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1348  750  2765  2036  1688  28  16  56  41  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号