TMS4416-20NL datasheet, PDF - EEWORLD Datasheet

TMS4416-20NL: Description16KX4 PAGE MODE DRAM, 200ns, PDIP18; Categorystorage storage; File Size97KB，4 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

TMS4416-20NL Overview

16KX4 PAGE MODE DRAM, 200ns, PDIP18

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
package instruction	DIP, DIP18,.3
Reach Compliance Code	not_compliant
ECCN code	EAR99
access mode	PAGE
Maximum access time	200 ns
Other features	RAS ONLY REFRESH
I/O type	COMMON
JESD-30 code	R-PDIP-T18
length	22.48 mm
memory density	65536 bit
Memory IC Type	PAGE MODE DRAM
memory width	4
Number of functions	1
Number of ports	1
Number of terminals	18
word count	16384 words
character code	16000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	16KX4
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP18,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
refresh cycle	256
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	NMOS
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm
Base Number Matches	1

What upgrades are there for cortex-M4 and cortex-M4F?: From the above figure, we can see that the cortex-M4 has a Floating-Point Unit (FPU) and DSP more than the previous generation cortex-M3 . 1. DSP must be supported in cortex-M4.2. FPU is an optional f...; Jacktang DSP and ARM Processors

How to instantiate global clock resources: There are two ways to instantiate global clock resources: one is to instantiate global clock resources directly in the program; the other is to use global clock resources through synthesis stage const...; eeleader FPGA/CPLD

Sensor topic (one more): [i=s]This post was last edited by paulhyde on 2014-9-15 04:25[/i] Let's work together...; titian361646 Electronics Design Contest

How can we achieve Figure 1 to Figure 2?: [backcolor=rgb(239, 245, 249)]As the title says, I want to process the waveform in Figure 1 to achieve the effect in Figure 2. What method can be used to achieve this? [/backcolor] [backcolor=rgb(239,...; zhaironghui DSP and ARM Processors

Question about watchdog?: How does the watchdog function in low power mode? Do you need to feed the watchdog in low power mode?...; dengf Microcontroller MCU

Ask for advice on ultrasonic array production: Now I need to make an ultrasonic transmitting array. I have already made a single probe. I would like to ask you guys if the following principle is feasible? That is, connect some transmitting probes ...; 1013850890 Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components