EEWORLDEEWORLDEEWORLD

Part Number

Search

HG532387F53GKT

Description
Parallel - Fundamental Quartz Crystal, 38.707MHz Nom, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size94KB,2 Pages
ManufacturerCTS
Environmental Compliance
Download Datasheet Parametric View All

HG532387F53GKT Overview

Parallel - Fundamental Quartz Crystal, 38.707MHz Nom, ROHS COMPLIANT PACKAGE-2

HG532387F53GKT Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1536123916
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
YTEOL7.2
Other featuresAT-CUT; TAPE AND REEL
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level10 µW
frequency stability0.003%
frequency tolerance50 ppm
JESD-609 codee4
load capacitance8 pF
Manufacturer's serial numberHG532
Installation featuresSURFACE MOUNT
Nominal operating frequency38.707 MHz
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
physical sizeL5.0XB3.2XH1.3 (mm)/L0.197XB0.126XH0.051 (inch)
Series resistance50 Ω
surface mountYES
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Crystal – Industrial Electronics
FEATURES
Standard 5.0mm x 3.2mm Glass Seal Package
Fundamental Crystal Design
Frequency Range 8 – 40 MHz Fundamental, 24 – 120 MHz 3
rd
Overtone
Frequency Tolerance; ±20 ppm, ±30 ppm and ± 50 ppm
Frequency Stability, reference Ordering Information
Operating Temperature, -40°C to +125°C standard
Tape & Reel Packaging Standard, EIA-481
RoHS Compliant in Accordance with EU Directive 2011/65/EU
- Lead-Free Termination Finish
- Exemption 7(c)-I, Electrical and electronic components containing lead [Pb] in glass
Model HG532
APPLICATIONS
Model HG532 is a low cost crystal developed for use in industrial applications requiring
extended temperature ranges.
ORDERING INFORMATION
HG532
FREQUENCY
Product Frequency Code
[Refer to document 016-1454-0.]
PACKAGING OPTIONS
T - 1k pcs./reel
R - 3k pcs./reel
LOAD CAPACITANCE
A = 10 pF
G = 30 pF
B = 13 pF
H = 32 pF
C = 16 pF
J = 9 pF
D = 18 pF
K = 8 pF
E = 20 pF
L = 12 pF
F = 24 pF
S = Series
TEMPERATURE RANGE OPTIONS
I = -40°C to +85°C
[All Stability Codes]
G = -40°C to +105°C
[Stability Code 3, 5, 6, 7]
H = -40°C to +125°C
[Stability Code 5, 6, 7]
N = -40°C to +150°C
[Stability Code 6, 7]
MODE OF OSCILLATION
F = Fundamental
T = 3
rd
Overtone
FREQUENCY TOLERANCE @ 25°C
2 = ± 20 ppm
3 = ± 30 ppm
5 = ± 50 ppm
STABILITY TOLERANCE
Over Operating Temperature Range
(Referenced to 25°C Reading)
X = ± 15 ppm
2 = ± 20 ppm
3 = ± 30 ppm
5 = ± 50 ppm
6 = ± 100 ppm
7 = ± 150 ppm
Not all performance combinations and frequencies may be available.
Contact your local CTS Representative or CTS Customer Service for availability.
PACKAGING INFORMATION
DIMENSIONS IN MILLIMETERS
[Reference]
17.5
Ø13.5
2.0
Device quantity is 1k pcs. minimum and 3k pcs. maximum per 180mm reel.
4.0
8.0
Ø1.50
1.75
1.95
120°
Ø60
Ø180
5.40
12.0
Ø21.4
3.5
DIRECTION OF FEED
Document No. 008-0376-0
Page 1- 2
Rev. A
www.ctscorp.com
Principle and Performance Analysis of Satellite Digital Video Broadcasting Receiving System
[Abstract] Based on the DVB-S standard and the hardware implementation method of the actual system, this paper describes the structure and basic principles of the demodulator and channel decoder of th...
JasonYoo Embedded System
Can anyone who knows OSP give me some pointers?
As the title says, I am confused about the difference between electroplating (Gold Fash) and chemical plating (ENIG). There is also a kind of liquid plating (PREFLUX), immersion tin and immersion silv...
lopopo Talking
[RVB2601 Creative Application Development] 5. Using NTP Timer RTC Clock
[i=s]This post was last edited by anni_zzg on 2022-5-25 11:42[/i]After figuring out the RTC clock, I started thinking about designing the time through the serial port. Later, I learned that I could us...
anni_zzg XuanTie RISC-V Activity Zone
FPGA Development Handbook
[i=s]This post was last edited by daxigua on 2015-10-26 16:50[/i] [align=center][b]Daxigua's "FPGA Development Handbook"[/b][/align] [align=left][align=center][size=5][color=#000000] Daxigua FPGA deve...
daxigua FPGA/CPLD
Seal
This post has been closed and will not be forwarded. [[i] This post was last edited by Nandao on 2013-12-15 14:33 [/i]]...
南盗 FPGA/CPLD
Will the capacitor discharge seek the shortest path?
Will the capacitor seek the shortest path when it discharges? If a discharge resistor is specially arranged to discharge the charge, then I would like to ask, why does the charge have to go through th...
小太阳yy Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1663  1211  676  2195  2800  34  25  14  45  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号