530MB708M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530MB708M000BGR

530MB708M000BGR: DescriptionLVPECL Output Clock Oscillator, 708MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB708M000BGR Overview

LVPECL Output Clock Oscillator, 708MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB708M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	708 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Filament touch alarm circuit diagram

Automatic periodic switching circuit 2

μPC1188H power amplifier circuit diagram

M50560 infrared transmitter circuit

500W light modulation circuit

1000m single tube oscillation FM transmitter circuit

Is there something wrong? Always prompts that the device is not connected: [code] LPCWSTR strDrvName=L""; strDrvName=TEXT("NDS0:"); HANDLE hHandle; hHandle = CreateFile(strDrvName, GENERIC_READ | GENERIC_WRITE, FILE_SHARE_READ | FILE_SHARE_WRITE, NULL, OPEN_EXISTING, FILE_AT...; pmns Embedded System

Effectively address antenna design issues in multi-band mobile phones: The RF signal channels in today's mobile phones are becoming increasingly crowded. Cellular phones have rapidly evolved from dual-band to tri-band and even quad-band. These complex mobile phones also ...; clj2004000 PCB Design

How does DDraw obtain the video memory size?: I use this method, but it seems that there is a problem with the size obtained. I don't know if this method is the right one. Is there a better way? DDCAPS ddcaps; ddcaps.dwSize = sizeof DDCAPS; lpdd-...; toshbia Embedded System

A little confusion about wire type and reg type: I found some doubts while reading a book today. The question is roughly like this: In a circuit network, we need to perform some assignment operations on the output of one of the 2-input AND gates (de...; 似水如烟 FPGA/CPLD

Memory expansion problem, urgent???: 128M expanded to 512M, I use uboot+NK.nb0, uboot has modified the RAM initialization part, not open mmu, tested 512 memory read and write normally under uboot, wince changed the RAM size in config.bib...; sen521abc Embedded System

Yidian Power's trial of the 2-nanometer module and its comparative advantages with other products in actual use (completed): [align=left][color=#000000]Easy Power Supply Trial 2 [font=Calibri] [/font]Nano module trial and actual use comparison with other products [/color][/align][align=left][color=#000000]Many forum friends...; fengzhang2002 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components