3VT43/1JNK1(081) datasheet, PDF

3VT43/1JNK1(081): DescriptionCard Edge Connector, 86 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Solder Terminal, Hole .125-.137, Green Insulator, Receptacle,; CategoryThe connector The connector; File Size535KB，5 Pages; ManufacturerEaton

Download Datasheet Parametric View All

3VT43/1JNK1(081) Overview

Card Edge Connector, 86 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Solder Terminal, Hole .125-.137, Green Insulator, Receptacle,

Parameter Name	Attribute value
Objectid	1225114056
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	8
Other features	NONE
Board mount options	MOUNTING FLANGE
body width	0.37 inch
subject depth	0.61 inch
body length	5.135 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	650VAC V
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
Insulator color	GREEN
insulator material	DIALLYL PHTHALATE
MIL compliance	YES
Manufacturer's serial number	JNK
Plug contact pitch	0.1 inch
Installation option 1	HOLE .125-.137
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.08 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.165 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	86
Evacuation force-minimum value	.278 N

Can the almighty gods help me find what IC this is?: Can the almighty gods help me find out what IC this is? Thank you!!!...; pcf2000 Domestic Chip Exchange

urgent!!!!!!!!!!: Does anyone know about Shenzhen "Yanxiang Intelligent Technology" company? How is the salary there? I am a fresh graduate in 2008, and I really want to know how the salary and development of undergrad...; xl7926 Embedded System

ADC12_A initialization parameters: typedef struct ADC_MemMap {union{uint16_t CTL0;struct{uint16_t SC:1; /* ADC12 Start Conversion */uint16_t ENC:1; /* ADC12 Enable Conversion */uint16_t TOVIE:1; /* ADC12 Timer Overflow interrupt enable...; 火辣西米秀 Microcontroller MCU

Inverter data: [i=s] This post was last edited by paulhyde on 2014-9-15 09:23 [/i] I used it myself, it may be useful to others...; alsnice Electronics Design Contest

CPLD delays half a cycle and outputs 5 pulse signals: Hello everyone, I am a novice and would like to ask how to achieve a delay of half a cycle in CPLD to output the same pulse signal, and the output accuracy is controlled on a CLK...; zhanghuaihe01 FPGA/CPLD

The lowest price open source micro quadcopter in history-----welcome to criticize!: [i=s]This post was last edited by Silence is Better than Platinum on 2016-8-7 14:17[/i] [align=left][color=#333333][font=微软雅黑, arial][size=16px]I don't know if opening such a post violates the forum r...; 沉默胜过白金 Integrated technical exchanges

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components