EEWORLDEEWORLDEEWORLD

Part Number

Search

25RIA120S90PBF

Description
Silicon Controlled Rectifier, 40A I(T)RMS, 1200V V(DRM), 1200V V(RRM), 1 Element, TO-208AA, ROHS COMPLIANT, TO-48, 2 PIN
CategoryAnalog mixed-signal IC    Trigger device   
File Size143KB,9 Pages
ManufacturerInternational Rectifier ( Infineon )
Websitehttp://www.irf.com/
Environmental Compliance
Related ProductsFound2parts with similar functions to 25RIA120S90PBF
Download Datasheet Parametric View All

25RIA120S90PBF Overview

Silicon Controlled Rectifier, 40A I(T)RMS, 1200V V(DRM), 1200V V(RRM), 1 Element, TO-208AA, ROHS COMPLIANT, TO-48, 2 PIN

25RIA120S90PBF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerInternational Rectifier ( Infineon )
Parts packaging codeTO-48
package instructionPOST/STUD MOUNT, O-MUPM-D2
Contacts2
Reach Compliance Codecompliant
Other featuresHIGH RELIABILITY
ConfigurationSINGLE
Maximum DC gate trigger current60 mA
JEDEC-95 codeTO-208AA
JESD-30 codeO-MUPM-D2
Number of components1
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
Package body materialMETAL
Package shapeROUND
Package formPOST/STUD MOUNT
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum rms on-state current40 A
Off-state repetitive peak voltage1200 V
Repeated peak reverse voltage1200 V
surface mountNO
Terminal formSOLDER LUG
Terminal locationUPPER
Maximum time at peak reflow temperature40
Trigger device typeSCR
Base Number Matches1
Bulletin I2402 rev. B 01/05
25RIA SERIES
MEDIUM POWER THYRISTORS
Stud Version
Features
Improved glass passivation for high reliability
and exceptional stability at high temperature
High di/dt and dv/dt capabilities
Standard package
Low thermal resistance
Metric threads version available
Types up to 1600V V
DRM
/ V
RRM
25A
Typical Applications
Medium power switching
Phase control applications
Can be supplied to meet stringent military,
aerospace and other high-reliability requirements
Major Ratings and Characteristics
Parameters
I
T(AV)
@ T
C
I
T(RMS)
I
TSM
@ 50Hz
@ 60Hz
I
2
t
@ 50Hz
@ 60Hz
V
DRM
/V
RRM
t
q
T
J
typical
25RIA
10 to 120
140 to 160
25
85
40
420
440
867
790
100 to 1200
110
- 65 to 125
25
85
40
398
415
795
725
1400 to 1600
Units
A
°C
A
A
A
A
2
s
A
2
s
V
µs
°C
Case Style
TO-208AA (TO-48)
www.irf.com
1

25RIA120S90PBF Similar Products

Part Number Manufacturer Description
25RIA120S90PBF Vishay(威世) Silicon Controlled Rectifier, 40A I(T)RMS, 1200V V(DRM), 1200V V(RRM), 1 Element, TO-208AA, ROHS COMPLIANT, TO-48, 2 PIN
25RIA120S90 Vishay(威世) 40 A, 600 V, SCR, TO-208AA
EEWORLD University ---- Tektronix and Altera jointly demonstrate 28-Gbps transceiver performance on Stratix V GT FPGA
Tektronix and Altera jointly demonstrate 28-Gbps transceiver performance on Stratix V GT FPGA : https://training.eeworld.com.cn/course/2134Introduces the 28nm Stratix V GT Signal Integrity Development...
chenyy FPGA/CPLD
Electromagnetic compatibility principles, technologies and applications
In order to adapt to the increasingly prominent electromagnetic interference problems and the mandatory implementation of electromagnetic compatibility standards, and to meet the needs of electrical i...
arui1999 Download Centre
Classic book recommendation: Detailed explanation of the core technology of radio frequency identification (RFID) in the Internet of Things
[align=center][size=14px][align=left][size=5][color=#ffa500][url=https://www.eeworld.com.cn/a17314]Detailed Explanation of the Core Technology of Radio Frequency Identification (RFID) in the Internet ...
高进 Download Centre
rtorrent terminal output issue after porting
Hello everyone, I compiled and installed a BT client rtorrent on the development machine (fedora11), which can run normally. When rtorrent runs normally, it will display the file being downloaded in t...
sanzhongren Embedded System
I made a version of STM8 development board, let me show it off.
I made a version of STM8 development board, show it to you. Please give me some comments.[[i] This post was last edited by yuyue_dl on 2012-11-22 23:50[/i]]...
yuyue_dl stm32/stm8
FPGA Program Optimization
I encountered a problem recently. Many pins were not displayed during simulation. My colleagues said that they were optimized away. I think it was because Quartus13.0 was not deciphered well. I would ...
franky1006 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1384  1383  1500  2921  144  28  31  59  3  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号