PC844X Series
PC844X Series
∗
DIP 16pin (4-channel)
AC Input Photocoupler
1-channel package type is also available.
(model No.
PC814X Series)
■
Description
PC844X Series
contains an IRED optically coupled
to a phototransistor.
It is packaged in a 4-channel 16pin DIP.
Input-output isolation voltage(rms) is 5.0kV.
Collector-emitter voltage is 80V
(*)
and CTR is 20%
to 300% at input current of
±1mA.
■
Agency approvals/Compliance
1. Recognized by UL1577, file No. E64380 (as model
No.
PC844)
2. Package resin : UL flammability grade
(94V-0)
■
Applications
1. Programmable controllers
2. Telephone sets, telephone exchangers
3. System appliances
4. Signal tranmission between circuits of different poten-
tials and impedances
■
Features
1. 16pin DIP 4-channel package
2. Double transfer mold package (ldeal for Flow Solder-
ing)
3. AC input type
4. High collector-emitter voltage (V
CEO
: 80V
(*)
)
5. Current transfer ratio
(CTR : MIN. 20% at I
F
=±1mA, V
CE
=5V)
6. High isolation voltage between input and output
(V
iso(rms)
: 5.0kV)
(*) Up to Date code "P7" (July 2002) V
CEO
: 35V.
From the production Date code "J5" (May 1997) to "P7" (July
2002), however the products were screened by BV
CEO
≥70V.
Notice The content of data sheet is subject to change without prior notice.
In the absence of confirmation by device specification sheets, SHARP takes no responsibility for any defects that may occur in equipment using any SHARP
devices shown in catalogs, data books, etc. Contact SHARP in order to obtain the latest device specification sheets before using any SHARP device.
1
Sheet No.: D2-A03602EN
Date Mar. 26. 2004
© SHARP Corporation
PC844X Series
Date code (2 digit)
1st digit
Year of production
A.D
Mark
2002
A
2003
B
2004
C
2005
D
2006
E
2007
F
2008
H
2009
J
2010
K
2011
L
2012
M
·
·
N
·
2nd digit
Month of production
Month
Mark
January
1
February
2
March
3
April
4
May
5
June
6
July
7
August
8
September
9
October
O
November
N
December
D
A.D.
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
Mark
P
R
S
T
U
V
W
X
A
B
C
·
·
·
repeats in a 20 year cycle
Factory identification mark
Factory identification Mark
no mark
Japan
Indonesia
Philippines
China
* This factory marking is for identification purpose only.
Please contact the local SHARP sales representative to see the actual status of the
production.
Country of origin
Rank mark
Refer to the Model Line-up table
Sheet No.: D2-A03602EN
3
PC844X Series
■
Absolute Maximum Ratings
(T
a
=25˚C)
Parameter
Symbol
Rating
Unit
±50
Forward current
mA
I
F
*1
±1
Peak forward current
I
FM
A
Reverse voltage
V
R
V
6
70
Power dissipation
mW
P
*4
Collector-emitter voltage V
CEO
V
80
6
Emitter-collector voltage V
ECO
V
50
I
C
Collector current
mA
150
Collector power dissipation
P
C
mW
P
tot
200
Total power dissipation
mW
*2
5.0
kV
Isolation voltage
V
iso (rms)
T
opr
−30
to
+100
Operating temperature
˚C
T
stg
−55
to
+125
Storage temperature
˚C
*3
260
Soldering temperature
T
sol
˚C
*1 Pulse width≤100µs, Duty ratio : 0.001
*2 40 to 60%RH, AC for 1 minute, f = 60Hz
*3 For 10s
*4 Up to Date code "P7" (July 2002) V
CEO
: 35V.
■
Electro-optical Characteristics
Parameter
Forward voltage
Peak forward voltage
Terminal capacitance
Collector dark current
Collector-emitter breakdown voltage
Emitter-collector breakdown voltage
Collector current
Collector-emitter saturation voltage
Isolation resistance
Floating capacitance
Cut-off frequency
Rise time
Response time
Fall time
Symbol
V
F
V
FM
C
t
I
CEO
BV
CEO
BV
ECO
I
C
V
CE (sat)
R
ISO
C
f
f
c
t
r
t
f
Output
Input
Transfer characteristics Output Input
Conditions
I
F
=±20mA
I
FM
=±0.5V
V=0, f=1kHz
V
CE
=50V,
I
F
=0
I
C
=0.1mA,
I
F
=0
I
E
=10µA,
I
F
=0
I
F
=±1mA,
V
CE
=5V
I
F
=±20mA,
I
C
=1mA
DC500V, 40 to 60%RH
V=0, f=1MHz
V
CE
=5V,
I
C
=2mA,
R
L
=100Ω,
−3dB
V
CE
=2V,
I
C
=2mA,
R
L
=100Ω
MIN.
−
−
−
−
*5
80
6
0.2
−
5×10
10
−
15
−
−
TYP.
1.2
−
50
−
−
−
−
0.1
1×10
11
0.6
80
4
3
MAX.
1.4
3.0
250
100
−
−
3.0
0.2
−
1.0
−
18
18
(T
a
=25˚C)
Unit
V
V
pF
nA
V
V
mA
V
Ω
pF
kHz
µs
µs
*5 From the production Date code "J5" (May 1997) to "P7" (July 2002), however the products were screened by BV
CEO
≥70V.
Sheet No.: D2-A03602EN
4
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
