1SG210HU3F50I1XGS datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> 1SG210HU3F50I1XGS

1SG210HU3F50I1XGS: DescriptionField Programmable Gate Array,; CategoryProgrammable logic devices Programmable logic; File Size331KB，36 Pages; ManufacturerIntel; Websitehttp://www.intel.com/; Environmental Compliance

Download Datasheet Parametric View All

1SG210HU3F50I1XGS Overview

Field Programmable Gate Array,

1SG210HU3F50I1XGS Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145137852834
Reach Compliance Code	compliant
YTEOL	10
JESD-609 code	e1
Terminal surface	Tin/Silver/Copper (Sn95.5Ag4.0Cu0.5)

Preview

Download Datasheet

View All

Intel

Stratix

10 GX/SX Device

Overview

Send Feedback

S10-OVERVIEW | 2019.08.19

Latest document on the web:

PDF

HTML

Contents

1. Intel

Stratix

10 GX/SX Device Overview.................................................................... 3

1.1. Intel Stratix 10 GX/SX Family Variants......................................................................4

1.1.1. Available Options....................................................................................... 6

1.2. Innovations in Intel Stratix 10 FPGAs and SoCs......................................................... 6

1.3. FPGA and SoC Features Summary............................................................................8

1.4. Intel Stratix 10 Block Diagram............................................................................... 11

1.5. Intel Stratix 10 FPGA and SoC Family Plan...............................................................11

1.6. Intel Hyperflex Core Architecture........................................................................... 14

1.7. Heterogeneous 3D SiP Transceiver Tiles.................................................................. 15

1.8. Intel Stratix 10 Transceivers.................................................................................. 16

1.8.1. PMA Features......................................................................................... 17

1.8.2. PCS Features..........................................................................................19

1.9. PCI Express Gen1/Gen2/Gen3 Hard IP.................................................................... 20

1.10. Interlaken PCS Hard IP....................................................................................... 20

1.11. 10G Ethernet Hard IP......................................................................................... 21

1.12. External Memory and General Purpose I/O............................................................ 21

1.13. Adaptive Logic Module (ALM)............................................................................... 22

1.14. Core Clocking.................................................................................................... 23

1.15. Fractional Synthesis PLLs and I/O PLLs..................................................................24

1.16. Internal Embedded Memory.................................................................................24

1.17. Variable Precision DSP Block................................................................................ 24

1.18. Hard Processor System (HPS).............................................................................. 27

1.18.1. Key Features of the Intel Stratix 10 HPS...................................................28

1.19. Power Management............................................................................................ 31

1.20. Device Configuration and Secure Device Manager (SDM)......................................... 31

1.21. Device Security..................................................................................................33

1.22. Configuration via Protocol Using PCI Express..........................................................33

1.23. Partial and Dynamic Reconfiguration..................................................................... 34

1.24. Fast Forward Compile......................................................................................... 34

1.25. Single Event Upset (SEU) Error Detection and Correction.........................................34

1.26. Document Revision History for the Intel Stratix 10 GX/SX Device Overview................35

Intel

Stratix

10 GX/SX Device Overview

Send Feedback

Recommended Resources

Acousto-optic digital level detector circuit diagram

Fluorescent lamp dimming circuit three

Hitachi RM-1500VD rechargeable electric shaver circuit diagram

Overcurrent protection circuit diagram of high-power DC motor

Time and minute proportional remote control

ML-01G type automatic music flag raising ceremony dedicated integrated circuit

Practical sharing: Power management basics: Today’s highly integrated, configurable power management solutions offer built-in intelligence that greatly simplifies the design process by eliminating the need for external components. This reduces ...; 石榴姐 RF/Wirelessly

Weak question about the connection between SD card and LPC1114: After seeing the master's work, I want to practice it myself, but I found a low-end problem. Doesn't the SD card have nine pins? How to connect it to LPC1114? Which one corresponds to which? (Actually...; yousongqing NXP MCU

Device Identification: Could you please help me find out what model and parameters this power tube is?...; lanyimk Discrete Device

High integration, high measurement speed, high precision, how does a flow cytometer achieve maximum performance?: Flow cytometer is a light or impedance based technology used for cell sorting, biomarker detection, protein engineering and diagnosis of health conditions such as blood cancer. Flow cytometer is a com...; EEWORLD社区 Medical Electronics

When the 0th capture/compare module of timer A in msp430G2553 is used as a capture module, which IO ports can be used as capture signals...: Please help me, msp430 experts! ! ! ! ! Thank you very much:)...; HH-nice Microcontroller MCU

The pre-simulation and post-simulation results are different. What is the reason?: The state machine clock simulated before is correct. Then, in the simulated state machine, some states will be separated by other states for a very short time, which is less than one tenth of the syst...; shumin748646 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components