54102-F18-41 datasheet, PDF - EEWORLD Datasheet

54102-F18-41: DescriptionBoard Connector, 82 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Wire Wrap Terminal, Black Insulator, Receptacle; CategoryThe connector The connector; File Size161KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54102-F18-41 Overview

Board Connector, 82 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Wire Wrap Terminal, Black Insulator, Receptacle

Parameter Name	Attribute value
Objectid	1152956121
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	9.1
Other features	POLY BAG PACKAGING
body width	0.19 inch
subject depth	0.1 inch
body length	4.1 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	GOLD OVER NICKEL
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Dielectric withstand voltage	1500VAC V
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYETHYLENE
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	130 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	2u inch
Rated current (signal)	3 A
Guideline	UL, CSA
Terminal length	0.6 inch
Terminal pitch	2.54 mm
Termination type	WIRE WRAP
Total number of contacts	82

PDM: Rev:F

STATUS:

Released

Printed: Aug 02, 2002

Dear experts, what is the function of R3 and NET point on the fourth stage op amp in the ultrasonic receiving circuit?: [i=s] This post was last edited by Save the Little P Child on 2021-2-25 16:45[/i]Ultrasonic receiving circuit...; 拯救小p孩 Analog electronics

Authoritative sources refute new arguments for analog circuit design: At the International Solid-State Circuits Conference (ISSCC), a group of analog experts, mostly university professors and researchers, specifically refuted the argument that the "golden age" of analog...; fighting Analog electronics

Several questions about FOR loop statement: FOR loop statements can be used in VERILOG . VHDL simulation statements, but cannot be synthesized by synthesizers. As far as I know, VHDL syntax FOR I IN 0 TO 30 LOOP loop statements are supported by...; eeleader FPGA/CPLD

Analysis of fatal problems in the life of high-brightness LEDs: 1. Heat management is the main problem in high-brightness LED applications 　　Since the p-type doping of III-nitrides is limited by the solubility of Mg acceptors and the high activation energy of hole...; 探路者 LED Zone

Problems using barcode scanner in embedded Linux: The barcode scanner has a USB interface, so the USB driver has been installed. There will be a prompt after plugging in the scanner, but how to display the read barcode? Normally in Windows or Linux s...; shizibaihe Linux and Android

How to call a subroutine in Verilog?: How to call a subroutine in Verilog:Can I call other subroutines in Verilog? How can I do it?I want to add some other processing to the original program, and I want to use the method of calling subrou...; BEN121 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components