EEWORLDEEWORLDEEWORLD

Part Number

Search

0402YA390JA19A

Description
Ceramic Capacitor, Ceramic, 16V, 5% +Tol, 5% -Tol, NP0, -/+30ppm/Cel TC, 0.000039uF, 0402,
CategoryPassive components    capacitor   
File Size119KB,4 Pages
ManufacturerAVX
Environmental Compliance
Download Datasheet Parametric View All

0402YA390JA19A Overview

Ceramic Capacitor, Ceramic, 16V, 5% +Tol, 5% -Tol, NP0, -/+30ppm/Cel TC, 0.000039uF, 0402,

0402YA390JA19A Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid898020968
package instruction, 0402
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.000039 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.56 mm
length1 mm
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk
positive tolerance5%
Rated (DC) voltage (URdc)16 V
seriesSIZE(C0G)
size code0402
Temperature characteristic codeNP0
Temperature Coefficient30ppm/Cel ppm/°C
width0.5 mm
C0G (NP0) Dielectric
General Specifications
C0G (NP0) is the most popular formulation of the
“temperature-compensating,” EIA Class I ceramic
materials. Modern C0G (NP0) formulations contain
neodymium, samarium and other rare earth oxides.
C0G (NP0) ceramics offer one of the most stable capacitor
dielectrics available. Capacitance change with temperature
is 0 ±30ppm/°C which is less than ±0.3% C from -55°C
to +125°C. Capacitance drift or hysteresis for C0G (NP0)
ceramics is negligible at less than ±0.05% versus up to
±2% for films. Typical capacitance change with life is less
than ±0.1% for C0G (NP0), one-fifth that shown by most
other dielectrics. C0G (NP0) formulations show no aging
characteristics.
PART NUMBER (see page 2 for complete part number explanation)
0805
Size
(L" x W")
5
Voltage
6.3V = 6
10V = Z
16V = Y
25V = 3
50V = 5
100V = 1
200V = 2
500V = 7
A
Dielectric
C0G (NP0) = A
101
Capacitance
Code (In pF)
2 Sig. Digits +
Number of
Zeros
J
Capacitance
Tolerance
±.10 pF (<10pF)
±.25 pF (<10pF)
±.50 pF (<10pF)
±1% (≥ 10 pF)
±2% (≥ 10 pF)
±5%
±10%
A
Failure
Rate
A = Not
Applicable
T
2
A
Special
Code
A = Std.
Product
B
C
D
F
G
J
K
=
=
=
=
=
=
=
Terminations
Packaging
2 = 7" Reel
T = Plated Ni
4 = 13" Reel
and Sn
7 = Bulk Cass.
7 = Gold Plated
9 = Bulk
U = 4mm TR
Contact
(01005)
Factory For
NOTE: Contact factory for availability of Termination and Tolerance Options for Specific Part Numbers.
Contact factory for non-specified capacitance values.
Temperature Coefficient
Typical Capacitance Change
Envelope: 0
±
30 ppm/°C
1 = Pd/Ag Term Contact
Factory
For
Multiples
Insulation Resistance (Ohm-Farads)
Capacitance vs. Frequency
+2
Insulation Resistance vs Temperature
10,000
Capacitance
Capacitance
+1
0
-1
-2
1,000
+0.5
0
-0.5
100
%
%
-55 -35 -15 +5 +25 +45 +65 +85 +105 +125
1KHz
10 KHz
100 KHz
1 MHz
10 MHz
0
0
20
40
60
80
100
Temperature
°C
Variation of Impedance with Cap Value½
Impedance vs. Frequency½
0805 - C0G (NP0)½
10 pF vs. 100 pF vs. 1000 pF
100,000
Frequency
Variation of Impedance with Chip Size½
Impedance vs. Frequency½
1000 pF - C0G (NP0)½
½
1206
0805
1812
1210
1.0
Temperature
°C
Variation of Impedance with Ceramic Formulation½
Impedance vs. Frequency½
1000 pF - C0G (NP0) vs X7R½
0805½
½
10.00
X7R
NPO
10
10,000
100
10.0
10 pF
Impedance,
1000
Impedance,
1,000
Impedance,
1.00
0.10
1.0
0.1
1
10
100
100 pF
1000 pF
1000
0.1
10
100
Frequency, MHz
0.01
10
100
1000
Frequency, MHz
Frequency, MHz
4
About the use of S3C44B0X data port
#define TP_DCLK(a) outw((inw(S3C44B0X_PDATF) &(~(1<<8)) ) | ((a&1)<<8),S3C44B0X_PDATF) In this macro statement, do I need to set GPGF as an input port before using inw(S3C44B0X_PDATF)? Then I can ((in...
rushi1980 Embedded System
Recruiting part-time personnel for driver development
Our company is now recruiting authors of books on driver development. The salary is generous. If you are interested, you can contact me for details. QQ878298915. Please indicate the driver. Email pyq_...
chang0044 Embedded System
EE, you have made progress again
EE, you have made progress again. It has been a while since we last saw you. The mobile version of the forum is getting more and more powerful and easy to use. Keep it up. We can all see your progress...
Sur Talking
modelsim6.2 waveform
I use Modelsim se plus 6.2b to simulate Verilog program. The compilation is normal, but every time when I display the waveform, it is very strange. There is a waveform, but each signal always has only...
sxtz531 FPGA/CPLD
I am new to platformbuilder. After configuring, builder error occurs. I hope experts can give me some advice. Thank you.
--------------------Configuration: WINDOWSCE - EMULATOR: X86 Win32 (WCE emulator) Release-------------------- Generating platform header files... CEBUILD: Deleting old build logs CEBUILD: Skipping dir...
feitian9215 Embedded System
New dual-loop 900MHz and 1800MHz frequency band digital tuning system
A new dual-loop digital tuning system for 900MHz and 1800MHz frequency bands Abstract: A new digital tuning system consisting of DDS + dual PLL is studied : A loop generates the clock signal required ...
feifei Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2079  2450  1635  2876  2165  42  50  33  58  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号