EEWORLDEEWORLDEEWORLD

Part Number

Search

1812F3K0226PFCB

Description
Ceramic Capacitor, Multilayer, Ceramic, 3000V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.000226uF, 1812,
CategoryPassive components    capacitor   
File Size151KB,4 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Environmental Compliance
Download Datasheet Parametric View All

1812F3K0226PFCB Overview

Ceramic Capacitor, Multilayer, Ceramic, 3000V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.000226uF, 1812,

1812F3K0226PFCB Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid846474671
package instruction, 1812
Reach Compliance Codecompliant
Country Of OriginMainland China
ECCN codeEAR99
YTEOL7
capacitance0.000226 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2.5 mm
length4.5 mm
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk
positive tolerance1%
Rated (DC) voltage (URdc)3000 V
series1812(3K,FGJK,C0G)
size code1812
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
width3.2 mm
Multilayer
Summary
Ceramic
Capacitors
Technical
Definitions of Ultra-Stable and Stable
Multilayer Ceramic Capacitors are generally divided into classes
which are defined by the capacitance temperature characteristics
over specified temperature ranges.
These are designated by alpha numeric codes.
Code definitions are summarised below and are also available in the
relevant national and international specifications.
1. C0G - Ultra Stable Class 1 Ceramic (EIA Class 1)
Spec.
CECC
EIA
MIL
Classification
1B/CG
C0G (NP0)
CG (BP)
Temperature
range °C
-55 +125
-55 +125
-55 +125
Maximum
capacitance change
0 ± 30ppm/°C
0 ± 30ppm/°C
0 ± 30ppm/°C
Syfer
dielectric code
C
C
C
Capacitors within this class have a dielectric constant range from 10
to 100. They are used in applications which require ultra stable
dielectric characteristics with negligible dependence of capacitance
and dissipation factor with time, voltage and frequency. They
exhibit the following characteristics:-
a) Time does not significantly affect capacitance and dissipation
factor (Tan
δ)
– no ageing.
b) Capacitance and dissipation factor are not affected by voltage.
c) Linear temperature coefficient.
2. X7R – Stable Class II Ceramic (EIA Class II)
Maximum capacitance change %
over temperature range
No DC volt applied
±20
±15
±15
±15
±15
±20
Rated DC Volt
+20 -30
+15 -25
-
+15 -25
+20 -30
Syfer
dielectric
code
R
X
B
X
B
R
Spec.
CECC
Classification
2C1
2R1
2X1
X7R
BX
BZ
Temperature
range °C
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
EIA
MIL
Capacitors of this type have a dielectric constant range of 1000-
4000, and also have a non-linear temperature characteristic which
exhibits a dielectric constant variation of less than ±15% (2R1)
from its room temperature value, over the specified temperature
range. Generally used for by-passing (decoupling), coupling,
filtering, frequency discrimination, DC blocking and voltage transient
suppression with greater volumetric efficiency than Class l units,
whilst maintaining stability within defined limits.
Capacitance and dissipation factor are affected by:-
Time
(Ageing)
Voltage
(AC or DC)
Frequency
4
Why does romimage.exe report a memory access error when executing ce.bib?
I used romimage.exe ce.bib to generate nk in command line mode. When it came to compacting bin file, it reported that the instruction accessed memory 0x0. However, makeimg was normal in PB. Does anyon...
stforadasen Embedded System
Using STC15 to encounter external interrupt problems
I encountered an external interrupt problem when using STC15. I used external interrupt 1, UART serial port 1, and hardware SPI at the same time. It turned out that the external interrupt can only ent...
doganup MCU
Limitations of Flash_API for C2000 Series (28335) DSP
The API can:1. Run in static internal SARAM2. Configure the correct CPU frequency3. Integrate the API into the application according to the Flash_API list4. Initialize the PLL control register and wai...
Jacktang Microcontroller MCU
Does anyone have a license for Altera OpenCL SDK for Quartus 2 13.0sp1?
Requesting OpenCL license!!...
laoyao123 FPGA/CPLD
VHDL Programming Problems
I edited a program , but I can't download it to the FPGA development board (xc2s50). The crystal oscillator is 40m, and the error is: Signal qmh cannot be synthesized, bad synchronous description. Ple...
eeleader FPGA/CPLD
TMS320C54x Architecture Overview
The C54x is composed of a central processing unit (CPU), memory, and on-chip peripherals. It uses a Harvard architecture and has independent program space, data space, and I/O space. Figure 3 is a blo...
Jacktang Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2469  2829  2565  1770  2371  50  57  52  36  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号