BSTCRSM-208-S-04-GT-150-001-M datasheet, PDF

BSTCRSM-208-S-04-GT-150-001-M: DescriptionBoard Connector, 8 Contact(s), 1 Row(s), Male, Right Angle, 0.079 inch Pitch, Receptacle; CategoryThe connector The connector; File Size141KB，1 Pages; ManufacturerMajor League Electronics; Websitehttp://www.mlelectronics.com/

Download Datasheet Parametric View All

BSTCRSM-208-S-04-GT-150-001-M Overview

Board Connector, 8 Contact(s), 1 Row(s), Male, Right Angle, 0.079 inch Pitch, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	1163312769
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	MATING PIN=0.094",HIGH TEMP
body length	0.633 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (10) OVER NICKEL (50)
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
insulator material	POLYETHYLENE
JESD-609 code	e0
Plug contact pitch	0.079 inch
Installation method	RIGHT ANGLE
Number of connectors	ONE
PCB row number	2
Number of rows loaded	1
Maximum operating temperature	250 °C
Minimum operating temperature	-65 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.286 mm
Plating thickness	10u inch
polarization key	POLAR PIN POSITION
Rated current (signal)	2 A
Guideline	UL
Terminal pitch	3.9878 mm
Total number of contacts	8

LOTO Practice [Dry Goods] 4 Unexpected Interference of Infrared Sensors osc802: The last project I wrote was about the function of detecting falling objects.The waveform amplitude became smaller due to the change in the installation distance on site, so I had to use a voltage com...; LOTO2018 Analog electronics

【GD32-colibri-F350RX】+USART to realize serial data communication: In GD32F350, there are 2 USART serial ports, USART0 and USART1. USART0 has more powerful functions, while USART1 only implements part of the functions of USART0. Each serial port can implement hardwar...; anger0925 GD32 MCU

FPGA Design and Application Books: Free book downloads available...; eeleader FPGA/CPLD

Moderator: NVIC_SystemReset() does not reset the system: I am using STM32F103ZET6 and need to perform a system reset. However, after calling the function NVIC_SystemReset();, the CPU is not reset. What could be the reason?...; zhang67766 stm32/stm8

A5 RTL8188EU Guide: [b]MY-SAMA5 Linux-3.18 RTL8188EU Development Guide[/b][color=rgb(37, 37, 37)][font=sans-serif][size=0.875em] [size=13.3px][align=center][b]Directory[/b][size=12.502px] [[color=rgb(11, 0, 128)][url=htt...; 明远智睿Lan Linux and Android

[FPGA Tips] How to calculate the delay level?: wFPGA latency is usually 50 % due to routing and 50% due to logic.wDon't forget the clock-to-output time ( tco , output time ) and the clock-to-setup time ( tsu , setup time ) -The logic delay level w...; eeleader FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components