EEWORLDEEWORLDEEWORLD

Part Number

Search

395-086-542-8

Description
Card Edge Connector, 86 Contact(s), 2 Row(s), Female, Wire Wrap Terminal
CategoryThe connector    The connector   
File Size331KB,2 Pages
ManufacturerEDAC
Download Datasheet Parametric View All

395-086-542-8 Overview

Card Edge Connector, 86 Contact(s), 2 Row(s), Female, Wire Wrap Terminal

395-086-542-8 Parametric

Parameter NameAttribute value
Reach Compliance Codecompliant
Other featuresHIGH PROFILE, POLARIZED
Connector typeCARD EDGE CONNECTOR
Contact point genderFEMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Manufacturer's serial number395
Mixed contactsNO
Installation typePANEL
Number of rows loaded2
Termination typeWIRE WRAP
Total number of contacts86
UL Flammability Code94V-0
Base Number Matches1
C2000 Piccolo LaunchPad 之controlSUITE
According to TI's introduction, I know that all the routines of C2000 are in controlSUITE. You can download the software in the C2000 column of TI website. [url=http://www.ti.com/lsds/ti/microcontroll...
ddllxxrr Microcontroller MCU
LC Oscillator Circuit Analysis
[backcolor=rgb(239, 245, 249)][size=14px]The purpose of the circuit should be to generate a small sinusoidal current on the collector of Q2, and then output it to the next stage of transistor/op amp f...
jplzl10000 Analog electronics
Equivalent circuit diagram of analog filter
Can the analog filters we often talk about be equivalent to series or parallel circuits of capacitors and inductors?...
secondlife110 RF/Wirelessly
How to stop WINCE from booting?
I got a board from my friend. There is already a program on his board. The program runs automatically as soon as the computer is turned on, and runs in full screen. I can't exit the program no matter ...
神童一休 Embedded System
Xilinx FPGA Design Advanced (Advanced Edition)
...
至芯科技FPGA大牛 FPGA/CPLD
About the update of Verilog state machine
I have just started to learn FPGA, and I would like to ask a question about state machine from Verilog master. A common way to write state machine in Verilog is always @(posedge clk, negedge reset) be...
liluchang1993 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2890  2107  404  1733  1344  59  43  9  35  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号