EEWORLDEEWORLDEEWORLD

Part Number

Search

381LX332M050J022AD

Description
Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 50V, 20% +Tol, 20% -Tol, 3300uF,
CategoryPassive components    capacitor   
File Size791KB,13 Pages
ManufacturerCDE [ CORNELL DUBILIER ELECTRONICS ]
Environmental Compliance
Download Datasheet Parametric View All

381LX332M050J022AD Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 50V, 20% +Tol, 20% -Tol, 3300uF,

381LX332M050J022AD Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1352245524
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance3300 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
diameter25 mm
dielectric materialsALUMINUM (WET)
ESR53 mΩ
length30 mm
Manufacturer's serial number381LX
negative tolerance20%
Number of terminals2
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Package formSnap-in
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)50 V
ripple current2300 mA
series381LX
Terminal pitch10 mm
Type 381LX / 383LX 105 °C High Ripple, Snap-In Aluminum
High Ripple, Long Life, 2, 4 and 5 pin styles available
Adding longer-life and more ripple capability to the excellent
value of Type 380L/LX capacitors, the 381L/LX readily handles
tough switching power supply input and output circuits and
motor-drive bus capacitor applications where the high surface
area of multiple units in parallel equals the ripple capability of our
Type 520C inverter-grade capacitor. Type 381LX delivers more
capacitance per can size while Type 381L gives lower ESR for the
same capacitance rating. Type 383L/LX has 4 or 5 leads for stable,
reverse-proof mounting.
Highlights
- Top performance in power supplies and motor drives
- 4 times the life of Type 380L/LX
- 2, 4 and 5 leads available
- Big selection of 42 case sizes
–40 °C to + 105 °C ≤ 315 Vdc
–25 °C to + 105 °C ≥ 350 Vdc
10 Vdc to 450 Vdc
33 µF to 150,000 µF
± 20%
≤3 √CV µA, 4 mA max, 5 minutes
Ambient Temperature
45 °C
381L
383L
381LX,
383 LX
Frequency
50 Hz
10-100 Vdc
160-450 Vdc
Low Temperature Characteristics
0.93
0.75
60 Hz
0.95
0.80
120 Hz
1.00
1.00
500 Hz
1.05
1.20
1 kHz
1.08
1.25
5 kHz
& up
1.15
1.40
2.70
2.35
60 °C
2.60
2.20
70 °C
2.50
2.00
85 °C 105°C
2.10
1.70
1.00
1.00
Specifications
Temperature Range
Rated Voltage Range
Capacitance Range
Capacitance Tolerance
Leakage Current
Ripple Current Multipliers
Impedance ratio: Z
–20⁰C
∕ Z
+25⁰C
≤ 10 (10 Vdc)
≤ 8 (16–50 Vdc)
≤ 4 (63–100 Vdc)
≤ 3 (150–450 Vdc)
3000 h at full load at 105 °C
∆ Capacitance ±20%
ESR 200% of limit
DCL 100% of limit
1000 h at 105 °C
∆ Capacitance ±20%
ESR 200% of limit
DCL 100% of limit
10 to 55 Hz, 0.06” and 10 g max, 2 h each plane
RoHS Compliant
Endurance Life Test
Shelf Life Test
Vibration
CDM Cornell Dubilier • 140 Technology Place • Liberty, SC 29657 • Phone: (864)843-2277 • Fax: (864)843-3800
EEWORLD University ---- Basics of Power Technology - Ding Jingzhu
Fundamentals of Power Technology - Ding Jingzhu : https://training.eeworld.com.cn/course/3691...
hi5 Power technology
Is there any AHD to USB automatic resolution recognition?
AHD to USB UVC acquisition solution, independently developed: CH5608 USB video acquisition chip, supports audio input. Coaxial HD to USB Signal Converter 1. Support all video formats AHD/CVI/TVI/AV. (...
hlws001 Industrial Control Electronics
How to confirm that the computer parallel port is working properly?
I have connected the MSP-FET430P140 emulation system, but the FET device is not recognized. Is it a problem with the parallel port?...
272464817 Microcontroller MCU
DSP generates bin file method
Change "${ProjName}.out" to "${ProjName}.bin" and recompile....
火辣西米秀 DSP and ARM Processors
Help solve this problem! ! ! !
This is part of the prompt information after my program is compiled! ! ! I want to know what the two prompts of memory usage information mean and what is the difference between the two. Thank you! ! !...
ruohanlee Microcontroller MCU
Problems encountered when using FPGA to connect external chips directly
Background introduction: The hardware architecture is FPGA+DSP. The DSP pin signals wen, rdn, and cs are connected to the external RAM through FPGA IO. The purpose of this is to allow FPGA to access D...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1198  2482  2206  1633  2456  25  50  45  33  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号