CYDD04S72V18-167BBXC datasheet, PDF

Datasheet> All Categories > storage> storage> CYDD04S72V18-167BBXC

CYDD04S72V18-167BBXC: Descriptionsram 4M sync dual port 64kx72 90nm ddr com; Categorystorage storage; File Size827KB，53 Pages; ManufacturerCypress Semiconductor; Environmental Compliance

Download Datasheet Parametric Compare View All

CYDD04S72V18-167BBXC Overview

sram 4M sync dual port 64kx72 90nm ddr com

CYDD04S72V18-167BBXC Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Cypress Semiconductor
Parts packaging code	BGA
package instruction	23 X 23 MM, 2.03 MM HEIGHT, 1 MM PITCH, LEAD FREE, PLASTIC, BGA-484
Contacts	484
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	11 ns
Other features	PIPELINED OR FLOW-THROUGH ARCHITECTURE, IT CAN ALSO OPERATE AT 1.8V.
JESD-30 code	S-PBGA-B484
JESD-609 code	e1
length	23 mm
memory density	4718592 bit
Memory IC Type	DUAL-PORT SRAM
memory width	72
Humidity sensitivity level	3
Number of functions	1
Number of terminals	484
word count	65536 words
character code	64000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	64KX72
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	SQUARE
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	2.16 mm
Maximum supply voltage (Vsup)	1.58 V
Minimum supply voltage (Vsup)	1.42 V
Nominal supply voltage (Vsup)	1.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	40
width	23 mm
Base Number Matches	1

Preview

Download Datasheet

View All

FullFlex

FullFlex™ Synchronous

DDR Dual-Port SRAM

Features

• True dual-ported memory allows simultaneous access

to the shared array from each port

• Synchronous pipelined operation with selectable

Double Data Rate (DDR) or Single Data Rate (SDR)

operation on each port

— DDR interface at 200 MHz

— SDR interface at 250 MHz

— Up to 36-Gb/s bandwidth (250 MHz * 72 bit * 2 ports)

• Selectable pipelined or flow-through mode

• 1.5V or 1.8V core power supply

• Commercial and Industrial temperature ranges

• IEEE 1149.1 JTAG boundary scan

• Available in 484-ball PBGA Packages and 256-ball

FBGA Packages

• FullFlex72 family

— 18 Mbit: 256K x 36 x 2 DDR or 256K x 72 SDR

(CYDD18S72V18)

— 9 Mbit: 128K x 36 x 2 DDR or 128K x 72 SDR

(CYDD09S72V18)

— 4 Mbit: 64K x 36 x 2 DDR or 64 x 72 SDR

(CYDD04S72V18)

• FullFlex36 family

— 36 Mbit: 512K x 36 x 2 DDR (CYDD36S36V18)

— 18 Mbit: 256K x 36 x 2 DDR (CYDD18S36V18)

— 9 Mbit: 128K x 36 x 2 DDR (CYDD09S36V18)

— 4 Mbit: 64K x 36 x 2 DDR (CYDD04S36V18)

• FullFlex18 family

— 36 Mbit: 1M x 18 x 2 DDR (CYDD36S18V18)

— 18 Mbit: 512K x 18 x 2 DDR (CYDD18S18V18)

— 9 Mbit: 256K x 18 x 2 DDR (CYDD09S18V18)

— 4 Mbit: 128K x 18 x 2 DDR (CYDD04S18V18)

• Built-in deterministic access control to manage

address collisions

— Deterministic flag output upon collision detection

— Collision detection on back-to-back clock cycles

— First Busy Address readback

• Advanced features for improved high-speed data

transfer and flexibility

— Variable Impedance Matching (VIM)

— Echo clocks

— Selectable LVTTL (3.3V), Extended HSTL

(1.4V–1.9V), 1.8V LVCMOS, or 2.5V LVCMOS I/O on

each port

— Burst counters for sequential memory access

— Mailbox with interrupt flags for message passing

— Dual Chip Enables for easy depth expansion

Functional Description

The FullFlex Dual-Port SRAM families consist of 4-Mbit,

9-Mbit, 18-Mbit, and 36-Mbit synchronous, true dual-port static

RAMs that are high-speed, low-power 1.8V/1.5V CMOS. Two

ports are provided, allowing the array to be accessed simulta-

neously. Simultaneous access to a location triggers determin-

istic access control. For FullFlex72, these ports can operate

independently in DDR mode with 36-bit bus widths or in SDR

mode with 72-bit bus widths. For FullFlex36 and FullFlex18,

the ports operate in DDR mode only. Each port can be

independently configured for two pipelined stages for SDR

mode or 2.5 stages in DDR mode. Each port can also be

configured to operate in pipelined or flow-through mode in

SDR mode.

Advanced features include built-in deterministic access

control to manage address collisions during simultaneous

access to the same memory location, Variable Impedance

Matching (VIM) to improve data transmission by matching the

output driver impedance to the line impedance, and echo

clocks to improve data transfer.

To reduce the static power consumption, chip enables can be

used to power down the internal circuitry. The number of

cycles of latency before a change in CE0 or CE1 will enable

or disable the databus matches the number of cycles of read

latency selected for the device. In order for a valid write or read

to occur, both chip enable inputs on a port must be active.

Each port contains an optional burst counter on the input

address register. After externally loading the counter with the

initial address, the counter will increment the address inter-

nally.

Additional features of this device include a mask register and

a mirror register to control counter increments and

wrap-around. The counter-interrupt (CNTINT) flags notify the

host that the counter will reach maximum count value on the

next clock cycle. The host can read the burst-counter internal

address, mask register address, and busy address on the

address lines. The host can also load the counter with the

address stored in the mirror register by utilizing the retransmit

functionality. Mailbox interrupt flags can be used for message

passing, and JTAG boundary scan and asynchronous Master

Reset (MRST) are also available. The logic block diagram in

Figure 1

displays these features.

The FullFlex72 DDR family of devices is offered in a 484-ball

plastic BGA package. The FullFlex36 and FullFlex18 DDR

only families of devices are offered in both 484-ball and

256-ball fine pitch BGA packages.

Cypress Semiconductor Corporation

Document #: 38-06072 Rev. *I

•

198 Champion Court

•

San Jose

CA 95134-1709

•

408-943-2600

Revised December 21, 2006

CYDD04S72V18-167BBXC Related Products

	CYDD04S72V18-167BBXC	CYDD04S72V18-167BBXI	CYDD04S72V18-200BBXC
Description	sram 4M sync dual port 64kx72 90nm ddr com	sram 4M sync dual port 64kx72 90nm ddr ind	sram 4M sync dual port 64kx72 90nm ddr com
Is it Rohs certified?	conform to	conform to	conform to
Maker	Cypress Semiconductor	Cypress Semiconductor	Cypress Semiconductor
Parts packaging code	BGA	BGA	BGA
package instruction	23 X 23 MM, 2.03 MM HEIGHT, 1 MM PITCH, LEAD FREE, PLASTIC, BGA-484	23 X 23 MM, 2.03 MM HEIGHT, 1 MM PITCH, LEAD FREE, PLASTIC, BGA-484	23 X 23 MM, 2.03 MM HEIGHT, 1 MM PITCH, LEAD FREE, PLASTIC, BGA-484
Contacts	484	484	484
Reach Compliance Code	compliant	compliant	compliant
ECCN code	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A
Maximum access time	11 ns	11 ns	9 ns
Other features	PIPELINED OR FLOW-THROUGH ARCHITECTURE, IT CAN ALSO OPERATE AT 1.8V.	PIPELINED OR FLOW-THROUGH ARCHITECTURE, IT CAN ALSO OPERATE AT 1.8V.	PIPELINED OR FLOW-THROUGH ARCHITECTURE, IT CAN ALSO OPERATE AT 1.8V.
JESD-30 code	S-PBGA-B484	S-PBGA-B484	S-PBGA-B484
JESD-609 code	e1	e1	e1
length	23 mm	23 mm	23 mm
memory density	4718592 bit	4718592 bit	4718592 bit
Memory IC Type	DUAL-PORT SRAM	DUAL-PORT SRAM	DUAL-PORT SRAM
memory width	72	72	72
Humidity sensitivity level	3	3	3
Number of functions	1	1	1
Number of terminals	484	484	484
word count	65536 words	65536 words	65536 words
character code	64000	64000	64000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	85 °C	70 °C
organize	64KX72	64KX72	64KX72
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	BGA	BGA	BGA
Package shape	SQUARE	SQUARE	SQUARE
Package form	GRID ARRAY	GRID ARRAY	GRID ARRAY
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL
Peak Reflow Temperature (Celsius)	260	260	260
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2.16 mm	2.16 mm	2.16 mm
Maximum supply voltage (Vsup)	1.58 V	1.58 V	1.58 V
Minimum supply voltage (Vsup)	1.42 V	1.42 V	1.42 V
Nominal supply voltage (Vsup)	1.5 V	1.5 V	1.5 V
surface mount	YES	YES	YES
technology	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	INDUSTRIAL	COMMERCIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL	BALL	BALL
Terminal pitch	1 mm	1 mm	1 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	40	40	40
width	23 mm	23 mm	23 mm
Base Number Matches	1	1	1

Recommended Resources

The simplest switching regulated power supply circuit diagram

AC grid powered light emitting diode circuit diagram

Insulation resistance meter circuit diagram

ADT70 pin function diagram

Electric blanket thermostat circuit household appliance circuit

Discrete component sound and light control stair delay switch circuit (3)

How to layout the PCB of photovoltaic power supply?: [color=#333333]This article discusses the [color=#4298ba][size=15px][b]PCB[/b][/size][/color] layout for a [color=#4298ba][size=15px][b]power supply[/b][/size][/color][color=#4298ba][size=15px][b]circ...; 窗外的麻雀 Energy Infrastructure?

Feiling OK6410 development board creates the most professional ARM11 application platform: [img]http://www.witech.com.cn/product/up_pic/20100517_01.jpg[/img] The OK6410 development board is based on the comprehensive and stable application needs of customers. It is an efficient and safe pro...; chinatonglian ARM Technology

Has anyone used the national clock signal calibration?: Can anyone give me some information? Thanks in advance....; 飞天有梦 51mcu

Problems with gpio reading of stm32: GPIO is connected to a device output pin, GPIO is set to OD, and external 5V is added to pull it up.#define TLC2543_SO_read GPIOC->IDR & GPIO_Pin_7Why can't I read data?...; freeaqi stm32/stm8

Does wince5 support USB combination devices?: I have a USB composite device with audio (usb audio class) and HID functions. The audio function includes an interface for recording and an interface for playback; the HID includes an interface for ke...; 八月雨 Embedded System

Design USB3.1 high-speed SD Card reader based on Genesys GL3224: Design a USB3.1 high-speed SD Card reader based on Genesys GL3224 QPN48 chip, the production cost of a single card is less than 10 yuanSupport external SPI data configuration, support dual-card dual-c...; 通宵敲代码 DIY/Open Source Hardware

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components